Home
last modified time | relevance | path

Searched refs:mdp5_write (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/msm/mdp/mdp5/
Dmdp5_encoder.c196 mdp5_write(mdp5_kms, REG_MDP5_INTF_HSYNC_CTL(intf), in mdp5_encoder_mode_set()
199 mdp5_write(mdp5_kms, REG_MDP5_INTF_VSYNC_PERIOD_F0(intf), vsync_period); in mdp5_encoder_mode_set()
200 mdp5_write(mdp5_kms, REG_MDP5_INTF_VSYNC_LEN_F0(intf), vsync_len); in mdp5_encoder_mode_set()
201 mdp5_write(mdp5_kms, REG_MDP5_INTF_DISPLAY_HCTL(intf), in mdp5_encoder_mode_set()
204 mdp5_write(mdp5_kms, REG_MDP5_INTF_DISPLAY_VSTART_F0(intf), display_v_start); in mdp5_encoder_mode_set()
205 mdp5_write(mdp5_kms, REG_MDP5_INTF_DISPLAY_VEND_F0(intf), display_v_end); in mdp5_encoder_mode_set()
206 mdp5_write(mdp5_kms, REG_MDP5_INTF_BORDER_COLOR(intf), 0); in mdp5_encoder_mode_set()
207 mdp5_write(mdp5_kms, REG_MDP5_INTF_UNDERFLOW_COLOR(intf), 0xff); in mdp5_encoder_mode_set()
208 mdp5_write(mdp5_kms, REG_MDP5_INTF_HSYNC_SKEW(intf), dtv_hsync_skew); in mdp5_encoder_mode_set()
209 mdp5_write(mdp5_kms, REG_MDP5_INTF_POLARITY_CTL(intf), ctrl_pol); in mdp5_encoder_mode_set()
[all …]
Dmdp5_plane.c392 mdp5_write(mdp5_kms, REG_MDP5_PIPE_SRC_STRIDE_A(pipe), in set_scanout_locked()
396 mdp5_write(mdp5_kms, REG_MDP5_PIPE_SRC_STRIDE_B(pipe), in set_scanout_locked()
400 mdp5_write(mdp5_kms, REG_MDP5_PIPE_SRC0_ADDR(pipe), in set_scanout_locked()
402 mdp5_write(mdp5_kms, REG_MDP5_PIPE_SRC1_ADDR(pipe), in set_scanout_locked()
404 mdp5_write(mdp5_kms, REG_MDP5_PIPE_SRC2_ADDR(pipe), in set_scanout_locked()
406 mdp5_write(mdp5_kms, REG_MDP5_PIPE_SRC3_ADDR(pipe), in set_scanout_locked()
418 mdp5_write(mdp5_kms, REG_MDP5_PIPE_OP_MODE(pipe), value); in csc_disable()
436 mdp5_write(mdp5_kms, REG_MDP5_PIPE_OP_MODE(pipe), mode); in csc_enable()
439 mdp5_write(mdp5_kms, REG_MDP5_PIPE_CSC_1_MATRIX_COEFF_0(pipe), in csc_enable()
442 mdp5_write(mdp5_kms, REG_MDP5_PIPE_CSC_1_MATRIX_COEFF_1(pipe), in csc_enable()
[all …]
Dmdp5_cmd_encoder.c131 mdp5_write(mdp5_kms, REG_MDP5_PP_SYNC_CONFIG_VSYNC(pp_id), cfg); in pingpong_tearcheck_setup()
132 mdp5_write(mdp5_kms, in pingpong_tearcheck_setup()
134 mdp5_write(mdp5_kms, in pingpong_tearcheck_setup()
136 mdp5_write(mdp5_kms, REG_MDP5_PP_RD_PTR_IRQ(pp_id), mode->vdisplay + 1); in pingpong_tearcheck_setup()
137 mdp5_write(mdp5_kms, REG_MDP5_PP_START_POS(pp_id), mode->vdisplay); in pingpong_tearcheck_setup()
138 mdp5_write(mdp5_kms, REG_MDP5_PP_SYNC_THRESH(pp_id), in pingpong_tearcheck_setup()
165 mdp5_write(mdp5_kms, REG_MDP5_PP_TEAR_CHECK_EN(pp_id), 1); in pingpong_tearcheck_enable()
175 mdp5_write(mdp5_kms, REG_MDP5_PP_TEAR_CHECK_EN(pp_id), 0); in pingpong_tearcheck_disable()
286 mdp5_write(mdp5_kms, REG_MDP5_SPLIT_DPL_UPPER, data); in mdp5_cmd_encoder_set_split_display()
288 mdp5_write(mdp5_kms, REG_MDP5_SPLIT_DPL_LOWER, in mdp5_cmd_encoder_set_split_display()
[all …]
Dmdp5_irq.c26 mdp5_write(to_mdp5_kms(mdp_kms), REG_MDP5_INTR_CLEAR, in mdp5_set_irqmask()
28 mdp5_write(to_mdp5_kms(mdp_kms), REG_MDP5_INTR_EN, irqmask); in mdp5_set_irqmask()
40 mdp5_write(mdp5_kms, REG_MDP5_INTR_CLEAR, 0xffffffff); in mdp5_irq_preinstall()
41 mdp5_write(mdp5_kms, REG_MDP5_INTR_EN, 0x00000000); in mdp5_irq_preinstall()
68 mdp5_write(mdp5_kms, REG_MDP5_INTR_EN, 0x00000000); in mdp5_irq_uninstall()
83 mdp5_write(mdp5_kms, REG_MDP5_INTR_CLEAR, status); in mdp5_irq()
Dmdp5_crtc.c271 mdp5_write(mdp5_kms, REG_MDP5_LM_BLEND_OP_MODE(lm, in blend_setup()
273 mdp5_write(mdp5_kms, REG_MDP5_LM_BLEND_FG_ALPHA(lm, in blend_setup()
275 mdp5_write(mdp5_kms, REG_MDP5_LM_BLEND_BG_ALPHA(lm, in blend_setup()
307 mdp5_write(mdp5_kms, REG_MDP5_LM_OUT_SIZE(mdp5_crtc->lm), in mdp5_crtc_mode_set_nofb()
544 mdp5_write(mdp5_kms, REG_MDP5_LM_CURSOR_STRIDE(lm), stride); in mdp5_crtc_cursor_set()
545 mdp5_write(mdp5_kms, REG_MDP5_LM_CURSOR_FORMAT(lm), in mdp5_crtc_cursor_set()
547 mdp5_write(mdp5_kms, REG_MDP5_LM_CURSOR_IMG_SIZE(lm), in mdp5_crtc_cursor_set()
550 mdp5_write(mdp5_kms, REG_MDP5_LM_CURSOR_SIZE(lm), in mdp5_crtc_cursor_set()
553 mdp5_write(mdp5_kms, REG_MDP5_LM_CURSOR_BASE_ADDR(lm), cursor_addr); in mdp5_crtc_cursor_set()
557 mdp5_write(mdp5_kms, REG_MDP5_LM_CURSOR_BLEND_CONFIG(lm), blendcfg); in mdp5_crtc_cursor_set()
[all …]
Dmdp5_smp.c201 mdp5_write(mdp5_kms, REG_MDP5_PIPE_REQPRIO_FIFO_WM_0(pipe), val * 1); in set_fifo_thresholds()
202 mdp5_write(mdp5_kms, REG_MDP5_PIPE_REQPRIO_FIFO_WM_1(pipe), val * 2); in set_fifo_thresholds()
203 mdp5_write(mdp5_kms, REG_MDP5_PIPE_REQPRIO_FIFO_WM_2(pipe), val * 3); in set_fifo_thresholds()
331 mdp5_write(mdp5_kms, REG_MDP5_SMP_ALLOC_W_REG(idx), val); in update_smp_state()
332 mdp5_write(mdp5_kms, REG_MDP5_SMP_ALLOC_R_REG(idx), val); in update_smp_state()
Dmdp5_ctl.c102 mdp5_write(mdp5_kms, reg, data); in ctl_write()
145 mdp5_write(mdp5_kms, REG_MDP5_DISP_INTF_SEL, intf_sel); in set_display_intf()
560 mdp5_write(mdp5_kms, REG_MDP5_SPARE_0, 0); in mdp5_ctl_pair()
573 mdp5_write(mdp5_kms, REG_MDP5_SPARE_0, in mdp5_ctl_pair()
Dmdp5_kms.c63 mdp5_write(mdp5_kms, REG_MDP5_DISP_INTF_SEL, 0); in mdp5_hw_init()
601 mdp5_write(mdp5_kms, REG_MDP5_INTF_TIMING_ENGINE_EN(i), 0); in mdp5_kms_init()
603 mdp5_write(mdp5_kms, REG_MDP5_INTF_FRAME_LINE_COUNT_EN(i), 0x3); in mdp5_kms_init()
Dmdp5_kms.h107 static inline void mdp5_write(struct mdp5_kms *mdp5_kms, u32 reg, u32 data) in mdp5_write() function