Home
last modified time | relevance | path

Searched refs:of_clk_parent_fill (Results 1 – 25 of 34) sorted by relevance

12

/drivers/clk/sunxi/
Dclk-a20-gmac.c82 if (of_clk_parent_fill(node, parents, 2) != 2) in sun7i_a20_gmac_clk_setup()
Dclk-a10-mod1.c52 i = of_clk_parent_fill(node, parents, SUN4I_MOD1_MAX_PARENTS); in sun4i_mod1_clk_setup()
Dclk-sun8i-mbus.c69 of_clk_parent_fill(node, parents, num_parents); in sun8i_a23_mbus_setup()
Dclk-sun9i-cpus.c202 ret = of_clk_parent_fill(node, parents, SUN9I_CPUS_MAX_PARENTS); in sun9i_a80_cpus_setup()
Dclk-sun4i-display.c131 ret = of_clk_parent_fill(node, parents, data->parents); in sun4i_a10_display_init()
Dclk-sun4i-tcon-ch1.c251 ret = of_clk_parent_fill(node, parents, TCON_CH1_SCLK2_PARENTS); in tcon_ch1_setup()
Dclk-factors.c195 i = of_clk_parent_fill(node, parents, FACTORS_MAX_PARENTS); in sunxi_factors_register()
/drivers/clk/st/
Dclkgen-mux.c36 *num_parents = of_clk_parent_fill(np, parents, nparents); in clkgen_mux_get_parents()
Dclk-flexgen.c283 *num_parents = of_clk_parent_fill(np, parents, nparents); in flexgen_get_parents()
/drivers/clk/at91/
Dclk-slow.c95 of_clk_parent_fill(np, parent_names, num_parents); in of_at91sam9260_clk_slow_setup()
Dclk-smd.c158 of_clk_parent_fill(np, parent_names, num_parents); in of_at91sam9x5_clk_smd_setup()
Dclk-master.c215 of_clk_parent_fill(np, parent_names, num_parents); in of_at91_clk_master_setup()
Dclk-programmable.c247 of_clk_parent_fill(np, parent_names, num_parents); in of_at91_clk_prog_setup()
Dclk-generated.c290 of_clk_parent_fill(np, parent_names, num_parents); in of_sama5d2_clk_generated_setup()
Dclk-usb.c390 of_clk_parent_fill(np, parent_names, num_parents); in of_at91sam9x5_clk_usb_setup()
/drivers/clk/socfpga/
Dclk-periph.c102 init.num_parents = of_clk_parent_fill(node, parent_name, in __socfpga_periph_init()
Dclk-pll.c112 init.num_parents = of_clk_parent_fill(node, parent_name, SOCFPGA_MAX_PARENTS); in __socfpga_pll_init()
Dclk-periph-a10.c112 init.num_parents = of_clk_parent_fill(node, parent_name, SOCFPGA_MAX_PARENTS); in __socfpga_periph_init()
Dclk-gate-a10.c170 init.num_parents = of_clk_parent_fill(node, parent_name, SOCFPGA_MAX_PARENTS); in __socfpga_gate_init()
Dclk-gate.c236 init.num_parents = of_clk_parent_fill(node, parent_name, SOCFPGA_MAX_PARENTS); in __socfpga_gate_init()
/drivers/clk/versatile/
Dclk-sp810.c102 if (of_clk_parent_fill(node, parent_names, num) != num) { in clk_sp810_of_setup()
/drivers/clk/
Dclk-gpio.c251 of_clk_parent_fill(node, parent_names, num_parents); in gpio_clk_driver_probe()
/drivers/clk/ti/
Dcomposite.c289 of_clk_parent_fill(node, parent_names, num_parents); in ti_clk_add_component()
Dmux.c197 of_clk_parent_fill(node, parent_names, num_parents); in of_mux_clk_setup()
/drivers/clk/keystone/
Dpll.c311 of_clk_parent_fill(node, parents, 2); in of_pll_mux_clk_init()

12