Home
last modified time | relevance | path

Searched refs:opcode (Results 1 – 25 of 495) sorted by relevance

12345678910>>...20

/drivers/infiniband/sw/rxe/
Drxe_req.c41 u32 opcode);
53 qp->req.opcode = next_opcode(qp, wqe, in retry_first_write_send()
54 wqe->wr.opcode); in retry_first_write_send()
80 qp->req.opcode = -1; in req_retry()
86 mask = wr_opcode_mask(wqe->wr.opcode, qp); in req_retry()
186 wqe->mask = wr_opcode_mask(wqe->wr.opcode, qp); in req_next_wqe()
190 static int next_opcode_rc(struct rxe_qp *qp, u32 opcode, int fits) in next_opcode_rc() argument
192 switch (opcode) { in next_opcode_rc()
194 if (qp->req.opcode == IB_OPCODE_RC_RDMA_WRITE_FIRST || in next_opcode_rc()
195 qp->req.opcode == IB_OPCODE_RC_RDMA_WRITE_MIDDLE) in next_opcode_rc()
[all …]
Drxe_hdr.h51 u8 opcode; /* bth opcode of packet */ member
82 u8 opcode; member
108 return bth->opcode; in __bth_opcode()
111 static inline void __bth_set_opcode(void *arg, u8 opcode) in __bth_set_opcode() argument
115 bth->opcode = opcode; in __bth_set_opcode()
305 static inline void bth_set_opcode(struct rxe_pkt_info *pkt, u8 opcode) in bth_set_opcode() argument
307 __bth_set_opcode(pkt->hdr + pkt->offset, opcode); in bth_set_opcode()
425 static inline void bth_init(struct rxe_pkt_info *pkt, u8 opcode, int se, in bth_init() argument
431 bth->opcode = opcode; in bth_init()
471 + rxe_opcode[pkt->opcode].offset[RXE_RDETH]); in rdeth_een()
[all …]
Drxe_comp.c118 static enum ib_wc_opcode wr_to_wc_opcode(enum ib_wr_opcode opcode) in wr_to_wc_opcode() argument
120 switch (opcode) { in wr_to_wc_opcode()
241 switch (qp->comp.opcode) { in check_ack()
251 if (pkt->opcode != IB_OPCODE_RC_RDMA_READ_RESPONSE_MIDDLE && in check_ack()
252 pkt->opcode != IB_OPCODE_RC_RDMA_READ_RESPONSE_LAST) { in check_ack()
261 switch (pkt->opcode) { in check_ack()
274 if (wqe->wr.opcode != IB_WR_RDMA_READ && in check_ack()
275 wqe->wr.opcode != IB_WR_RDMA_READ_WITH_INV) { in check_ack()
287 if (wqe->wr.opcode != IB_WR_ATOMIC_CMP_AND_SWP && in check_ack()
288 wqe->wr.opcode != IB_WR_ATOMIC_FETCH_AND_ADD) in check_ack()
[all …]
/drivers/scsi/aic7xxx/aicasm/
Daicasm_insformat.h54 opcode : 4, member
58 opcode : 4,
73 opcode : 4, member
77 opcode : 4,
91 opcode : 4, member
95 opcode : 4,
109 opcode : 4, member
113 opcode : 4,
127 opcode : 4, member
131 opcode : 4,
[all …]
/drivers/scsi/sym53c8xx_2/
Dsym_fw.c367 u32 opcode, new, old, tmp1, tmp2; in sym_fw_bind_script() local
376 opcode = *cur; in sym_fw_bind_script()
384 if (opcode == 0) { in sym_fw_bind_script()
395 if (opcode == SCR_DATA_ZERO) { in sym_fw_bind_script()
402 (unsigned)opcode); in sym_fw_bind_script()
407 switch (opcode >> 28) { in sym_fw_bind_script()
435 if ((opcode & SCR_NO_FLUSH) && in sym_fw_bind_script()
437 opcode = (opcode & ~SCR_NO_FLUSH); in sym_fw_bind_script()
445 opcode = (opcode | OPC_MOVE); in sym_fw_bind_script()
453 opcode = (opcode | OPC_MOVE); in sym_fw_bind_script()
[all …]
/drivers/infiniband/hw/qib/
Dqib_uc.c106 switch (wqe->wr.opcode) { in qib_make_uc_req()
114 if (wqe->wr.opcode == IB_WR_SEND) in qib_make_uc_req()
143 if (wqe->wr.opcode == IB_WR_RDMA_WRITE) in qib_make_uc_req()
173 if (wqe->wr.opcode == IB_WR_SEND) in qib_make_uc_req()
197 if (wqe->wr.opcode == IB_WR_RDMA_WRITE) in qib_make_uc_req()
243 u32 opcode; in qib_uc_rcv() local
261 opcode = be32_to_cpu(ohdr->bth[0]); in qib_uc_rcv()
262 if (qib_ruc_check_hdr(ibp, hdr, has_grh, qp, opcode)) in qib_uc_rcv()
266 opcode >>= 24; in qib_uc_rcv()
283 switch (opcode) { in qib_uc_rcv()
[all …]
Dqib_rc.c121 if (e->opcode == OP(RDMA_READ_REQUEST)) { in qib_make_rc_ack()
328 switch (wqe->wr.opcode) { in qib_make_rc_req()
342 if (wqe->wr.opcode == IB_WR_SEND) in qib_make_rc_req()
380 if (wqe->rdma_wr.wr.opcode == IB_WR_RDMA_WRITE) in qib_make_rc_req()
442 if (wqe->atomic_wr.wr.opcode == IB_WR_ATOMIC_CMP_AND_SWP) { in qib_make_rc_req()
479 if (wqe->wr.opcode == IB_WR_RDMA_READ) in qib_make_rc_req()
508 if (wqe->wr.opcode == IB_WR_SEND) in qib_make_rc_req()
547 if (wqe->wr.opcode == IB_WR_RDMA_WRITE) in qib_make_rc_req()
758 u32 opcode; in reset_psn() local
772 opcode = wqe->wr.opcode; in reset_psn()
[all …]
/drivers/mmc/core/
Dmmc_ops.c66 cmd.opcode = MMC_SEND_STATUS; in __mmc_send_status()
97 cmd.opcode = MMC_SELECT_CARD; in _mmc_select_card()
134 cmd.opcode = MMC_SET_DSR; in mmc_set_dsr()
161 cmd.opcode = MMC_GO_IDLE_STATE; in mmc_go_idle()
186 cmd.opcode = MMC_SEND_OP_COND; in mmc_send_op_cond()
227 cmd.opcode = MMC_ALL_SEND_CID; in mmc_all_send_cid()
247 cmd.opcode = MMC_SET_RELATIVE_ADDR; in mmc_set_relative_addr()
255 mmc_send_cxd_native(struct mmc_host *host, u32 arg, u32 *cxd, int opcode) in mmc_send_cxd_native() argument
263 cmd.opcode = opcode; in mmc_send_cxd_native()
282 u32 opcode, void *buf, unsigned len) in mmc_send_cxd_data() argument
[all …]
/drivers/infiniband/hw/hfi1/
Duc.c118 if (wqe->wr.opcode == IB_WR_REG_MR || in hfi1_make_uc_req()
119 wqe->wr.opcode == IB_WR_LOCAL_INV) { in hfi1_make_uc_req()
149 switch (wqe->wr.opcode) { in hfi1_make_uc_req()
157 if (wqe->wr.opcode == IB_WR_SEND) { in hfi1_make_uc_req()
186 if (wqe->wr.opcode == IB_WR_RDMA_WRITE) { in hfi1_make_uc_req()
217 if (wqe->wr.opcode == IB_WR_SEND) { in hfi1_make_uc_req()
242 if (wqe->wr.opcode == IB_WR_RDMA_WRITE) { in hfi1_make_uc_req()
306 u32 bth0, opcode; in hfi1_uc_rcv() local
323 opcode = (bth0 >> 24) & 0xff; in hfi1_uc_rcv()
341 switch (opcode) { in hfi1_uc_rcv()
[all …]
Drc.c261 if (e->opcode == OP(RDMA_READ_REQUEST)) { in make_rc_ack()
477 if (wqe->wr.opcode == IB_WR_REG_MR || in hfi1_make_rc_req()
478 wqe->wr.opcode == IB_WR_LOCAL_INV) { in hfi1_make_rc_req()
515 switch (wqe->wr.opcode) { in hfi1_make_rc_req()
530 if (wqe->wr.opcode == IB_WR_SEND) { in hfi1_make_rc_req()
532 } else if (wqe->wr.opcode == IB_WR_SEND_WITH_IMM) { in hfi1_make_rc_req()
575 if (wqe->wr.opcode == IB_WR_RDMA_WRITE) { in hfi1_make_rc_req()
637 if (wqe->wr.opcode == IB_WR_ATOMIC_CMP_AND_SWP) { in hfi1_make_rc_req()
674 if (wqe->wr.opcode == IB_WR_RDMA_READ) in hfi1_make_rc_req()
704 if (wqe->wr.opcode == IB_WR_SEND) { in hfi1_make_rc_req()
[all …]
/drivers/scsi/pcmcia/
Dnsp_debug.c49 #define group(opcode) (((opcode) >> 5) & 7) argument
65 static void print_opcodek(unsigned char opcode) in print_opcodek() argument
67 const char **table = commands[ group(opcode) ]; in print_opcodek()
71 printk("%s[%02x] ", reserved, opcode); in print_opcodek()
74 printk("%s(notext)[%02x] ", unknown, opcode); in print_opcodek()
77 printk("%s[%02x] ", vendor, opcode); in print_opcodek()
80 if (table[opcode & 0x1f] != unknown) in print_opcodek()
81 printk("%s[%02x] ", table[opcode & 0x1f], opcode); in print_opcodek()
83 printk("%s[%02x] ", unknown, opcode); in print_opcodek()
/drivers/net/ethernet/mellanox/mlx5/core/
Dtransobj.c43 MLX5_SET(alloc_transport_domain_in, in, opcode, in mlx5_core_alloc_transport_domain()
60 MLX5_SET(dealloc_transport_domain_in, in, opcode, in mlx5_core_dealloc_transport_domain()
72 MLX5_SET(create_rq_in, in, opcode, MLX5_CMD_OP_CREATE_RQ); in mlx5_core_create_rq()
86 MLX5_SET(modify_rq_in, in, opcode, MLX5_CMD_OP_MODIFY_RQ); in mlx5_core_modify_rq()
98 MLX5_SET(destroy_rq_in, in, opcode, MLX5_CMD_OP_DESTROY_RQ); in mlx5_core_destroy_rq()
109 MLX5_SET(query_rq_in, in, opcode, MLX5_CMD_OP_QUERY_RQ); in mlx5_core_query_rq()
121 MLX5_SET(create_sq_in, in, opcode, MLX5_CMD_OP_CREATE_SQ); in mlx5_core_create_sq()
134 MLX5_SET(modify_sq_in, in, opcode, MLX5_CMD_OP_MODIFY_SQ); in mlx5_core_modify_sq()
144 MLX5_SET(destroy_sq_in, in, opcode, MLX5_CMD_OP_DESTROY_SQ); in mlx5_core_destroy_sq()
154 MLX5_SET(query_sq_in, in, opcode, MLX5_CMD_OP_QUERY_SQ); in mlx5_core_query_sq()
[all …]
Dqp.c281 MLX5_SET(create_qp_in, in, opcode, MLX5_CMD_OP_CREATE_QP); in mlx5_core_create_qp()
306 MLX5_SET(destroy_qp_in, din, opcode, MLX5_CMD_OP_DESTROY_QP); in mlx5_core_create_qp()
324 MLX5_SET(destroy_qp_in, in, opcode, MLX5_CMD_OP_DESTROY_QP); in mlx5_core_destroy_qp()
363 static int modify_qp_mbox_alloc(struct mlx5_core_dev *dev, u16 opcode, int qpn, in modify_qp_mbox_alloc() argument
374 MLX5_SET(typ##_in, in, opcode, _opcode); \ in modify_qp_mbox_alloc()
382 switch (opcode) { in modify_qp_mbox_alloc()
387 MOD_QP_IN_SET(qp_2rst, mbox->in, opcode, qpn); in modify_qp_mbox_alloc()
392 MOD_QP_IN_SET(qp_2err, mbox->in, opcode, qpn); in modify_qp_mbox_alloc()
399 MOD_QP_IN_SET_QPC(rst2init_qp, mbox->in, opcode, qpn, in modify_qp_mbox_alloc()
405 MOD_QP_IN_SET_QPC(init2rtr_qp, mbox->in, opcode, qpn, in modify_qp_mbox_alloc()
[all …]
/drivers/acpi/acpica/
Dpsargs.c272 if (walk_state->opcode == AML_UNLOAD_OP) { in acpi_ps_get_next_namepath()
395 u16 opcode; in acpi_ps_get_next_simple_arg() local
405 opcode = AML_BYTE_OP; in acpi_ps_get_next_simple_arg()
414 opcode = AML_WORD_OP; in acpi_ps_get_next_simple_arg()
423 opcode = AML_DWORD_OP; in acpi_ps_get_next_simple_arg()
432 opcode = AML_QWORD_OP; in acpi_ps_get_next_simple_arg()
441 opcode = AML_STRING_OP; in acpi_ps_get_next_simple_arg()
467 acpi_ps_init_op(arg, opcode); in acpi_ps_get_next_simple_arg()
490 u16 opcode; in acpi_ps_get_next_field() local
508 opcode = AML_INT_RESERVEDFIELD_OP; in acpi_ps_get_next_field()
[all …]
Dexoparg2.c97 acpi_ps_get_opcode_name(walk_state->opcode)); in acpi_ex_opcode_2A_0T_0R()
101 switch (walk_state->opcode) { in acpi_ex_opcode_2A_0T_0R()
136 walk_state->opcode)); in acpi_ex_opcode_2A_0T_0R()
164 acpi_ps_get_opcode_name(walk_state->opcode)); in acpi_ex_opcode_2A_2T_1R()
168 switch (walk_state->opcode) { in acpi_ex_opcode_2A_2T_1R()
201 walk_state->opcode)); in acpi_ex_opcode_2A_2T_1R()
264 acpi_ps_get_opcode_name(walk_state->opcode)); in acpi_ex_opcode_2A_1T_1R()
279 acpi_ex_do_math_op(walk_state->opcode, in acpi_ex_opcode_2A_1T_1R()
285 switch (walk_state->opcode) { in acpi_ex_opcode_2A_1T_1R()
450 walk_state->opcode)); in acpi_ex_opcode_2A_1T_1R()
[all …]
Dexoparg1.c93 acpi_ps_get_opcode_name(walk_state->opcode)); in acpi_ex_opcode_0A_0T_1R()
97 switch (walk_state->opcode) { in acpi_ex_opcode_0A_0T_1R()
113 walk_state->opcode)); in acpi_ex_opcode_0A_0T_1R()
153 acpi_ps_get_opcode_name(walk_state->opcode)); in acpi_ex_opcode_1A_0T_0R()
157 switch (walk_state->opcode) { in acpi_ex_opcode_1A_0T_0R()
192 walk_state->opcode)); in acpi_ex_opcode_1A_0T_0R()
219 acpi_ps_get_opcode_name(walk_state->opcode)); in acpi_ex_opcode_1A_1T_0R()
223 switch (walk_state->opcode) { in acpi_ex_opcode_1A_1T_0R()
232 walk_state->opcode)); in acpi_ex_opcode_1A_1T_0R()
267 acpi_ps_get_opcode_name(walk_state->opcode)); in acpi_ex_opcode_1A_1T_1R()
[all …]
Dpsutils.c89 void acpi_ps_init_op(union acpi_parse_object *op, u16 opcode) in acpi_ps_init_op() argument
94 op->common.aml_opcode = opcode; in acpi_ps_init_op()
97 (acpi_ps_get_opcode_info(opcode))-> in acpi_ps_init_op()
116 union acpi_parse_object *acpi_ps_alloc_op(u16 opcode, u8 *aml) in acpi_ps_alloc_op() argument
124 op_info = acpi_ps_get_opcode_info(opcode); in acpi_ps_alloc_op()
132 } else if (opcode == AML_INT_BYTELIST_OP) { in acpi_ps_alloc_op()
152 acpi_ps_init_op(op, opcode); in acpi_ps_alloc_op()
Dpsopinfo.c69 const struct acpi_opcode_info *acpi_ps_get_opcode_info(u16 opcode) in acpi_ps_get_opcode_info() argument
80 if (!(opcode & 0xFF00)) { in acpi_ps_get_opcode_info()
85 [acpi_gbl_short_op_index[(u8)opcode]]); in acpi_ps_get_opcode_info()
88 if (((opcode & 0xFF00) == AML_EXTENDED_OPCODE) && in acpi_ps_get_opcode_info()
89 (((u8)opcode) <= MAX_EXTENDED_OPCODE)) { in acpi_ps_get_opcode_info()
94 [acpi_gbl_long_op_index[(u8)opcode]]); in acpi_ps_get_opcode_info()
99 switch (opcode) { in acpi_ps_get_opcode_info()
143 ACPI_DEBUG_PRINT((ACPI_DB_EXEC, "%s [%4.4X]\n", opcode_name, opcode)); in acpi_ps_get_opcode_info()
161 const char *acpi_ps_get_opcode_name(u16 opcode) in acpi_ps_get_opcode_name() argument
167 op = acpi_ps_get_opcode_info(opcode); in acpi_ps_get_opcode_name()
Dpsobject.c74 walk_state->opcode = acpi_ps_peek_opcode(&(walk_state->parser_state)); in acpi_ps_get_aml_opcode()
82 walk_state->op_info = acpi_ps_get_opcode_info(walk_state->opcode); in acpi_ps_get_aml_opcode()
91 walk_state->opcode = AML_INT_NAMEPATH_OP; in acpi_ps_get_aml_opcode()
106 walk_state->opcode, in acpi_ps_get_aml_opcode()
120 walk_state->opcode, in acpi_ps_get_aml_opcode()
149 if (walk_state->opcode > 0xFF) { /* Can only happen if first byte is 0x5B */ in acpi_ps_get_aml_opcode()
160 acpi_ps_get_opcode_size(walk_state->opcode); in acpi_ps_get_aml_opcode()
196 unnamed_op->common.aml_opcode = walk_state->opcode; in acpi_ps_build_named_op()
313 walk_state->op_info = acpi_ps_get_opcode_info(walk_state->opcode); in acpi_ps_create_op()
314 op = acpi_ps_alloc_op(walk_state->opcode, aml_op_start); in acpi_ps_create_op()
[all …]
/drivers/scsi/
Dnsp32_debug.c47 #define group(opcode) (((opcode) >> 5) & 7) argument
63 static void print_opcodek(unsigned char opcode) in print_opcodek() argument
65 const char **table = commands[ group(opcode) ]; in print_opcodek()
69 printk("%s[%02x] ", reserved, opcode); in print_opcodek()
72 printk("%s(notext)[%02x] ", unknown, opcode); in print_opcodek()
75 printk("%s[%02x] ", vendor, opcode); in print_opcodek()
78 if (table[opcode & 0x1f] != unknown) in print_opcodek()
79 printk("%s[%02x] ", table[opcode & 0x1f], opcode); in print_opcodek()
81 printk("%s[%02x] ", unknown, opcode); in print_opcodek()
/drivers/nfc/s3fwrn5/
Dnci.c36 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
41 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
46 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
51 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
56 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
61 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
66 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
71 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
76 .opcode = nci_opcode_pack(NCI_GID_PROPRIETARY,
/drivers/infiniband/sw/rdmavt/
Dtrace.h115 #define wr_opcode_name(opcode) { IB_WR_##opcode, #opcode } argument
116 #define show_wr_opcode(opcode) \ argument
117 __print_symbolic(opcode, \
146 __field(u32, opcode)
159 __entry->opcode = wqe->wr.opcode;
173 __entry->opcode, show_wr_opcode(__entry->opcode),
/drivers/atm/
Dfore200e.h248 typedef enum opcode { enum
281 enum opcode opcode : 8, /* cp opcode */
292 struct activate_opcode opcode; /* activate VC command opcode */ member
303 enum opcode opcode : 8, /* cp opcode */
312 struct deactivate_opcode opcode; /* deactivate VC command opcode */ member
330 enum opcode opcode : 8, /* cp opcode */
343 struct oc3_opcode opcode; /* set/get OC-3 regs command opcode */ member
455 enum opcode opcode : 8, /* cp opcode */
464 struct stats_opcode opcode; /* get statistics command opcode */ member
482 enum opcode opcode : 8, /* cp opcode */
[all …]
/drivers/gpu/drm/sti/
Dsti_awg_utils.c14 enum opcode { enum
26 static int awg_generate_instr(enum opcode opcode, in awg_generate_instr() argument
51 switch (opcode) { in awg_generate_instr()
67 opcode = SET; in awg_generate_instr()
102 DRM_ERROR("instruction %d does not exist\n", opcode); in awg_generate_instr()
110 instruction = ((opcode) << AWG_OPCODE_OFFSET) | arg; in awg_generate_instr()
/drivers/bluetooth/
Dhci_vhci.c91 static int __vhci_create_device(struct vhci_data *data, __u8 opcode) in __vhci_create_device() argument
101 dev_type = opcode & 0x03; in __vhci_create_device()
107 if (opcode & 0x3c) in __vhci_create_device()
132 if (opcode & 0x40) in __vhci_create_device()
136 if (opcode & 0x80) in __vhci_create_device()
150 *skb_put(skb, 1) = opcode; in __vhci_create_device()
158 static int vhci_create_device(struct vhci_data *data, __u8 opcode) in vhci_create_device() argument
163 err = __vhci_create_device(data, opcode); in vhci_create_device()
174 __u8 pkt_type, opcode; in vhci_get_user() local
209 opcode = *((__u8 *) skb->data); in vhci_get_user()
[all …]

12345678910>>...20