Home
last modified time | relevance | path

Searched refs:pixclock (Results 1 – 25 of 123) sorted by relevance

12345

/drivers/video/fbdev/i810/
Di810_dvt.c215 static int i810fb_find_best_mode(u32 xres, u32 yres, u32 pixclock) in i810fb_find_best_mode() argument
222 if (std_modes[i].pixclock <= pixclock) in i810fb_find_best_mode()
223 diff = pixclock - std_modes[i].pixclock; in i810fb_find_best_mode()
236 u32 i_best = i810fb_find_best_mode(xres, yres, par->regs.pixclock); in i810fb_encode_registers()
248 u32 mode, pixclock; in i810fb_fill_var_timings() local
253 pixclock = 1000000000 / var->pixclock; in i810fb_fill_var_timings()
254 mode = i810fb_find_best_mode(xres, yres, pixclock); in i810fb_fill_var_timings()
259 var->pixclock = 1000000000 / std_modes[mode].pixclock; in i810fb_fill_var_timings()
Di810_gtf.c228 u32 i, size = 0, pixclock, wm_best = 0, min, diff; in i810_get_watermark() local
262 pixclock = 1000000/var->pixclock; in i810_get_watermark()
265 if (pixclock <= wmark[i].freq) in i810_get_watermark()
266 diff = wmark[i].freq - pixclock; in i810_get_watermark()
268 diff = pixclock - wmark[i].freq; in i810_get_watermark()
/drivers/video/fbdev/matrox/
Dmatroxfb_g450.c245 unsigned int pixclock; in computeRegs() local
266 mt->pixclock = g450_mnp2f(minfo, mnp); in computeRegs()
270 pixclock = 1000000000U / mt->pixclock; in computeRegs()
272 dprintk(KERN_DEBUG "Got %u ps pixclock\n", pixclock); in computeRegs()
275 do_div(piic, mt->pixclock); in computeRegs()
284 hbp = (((outd->h_b_porch + pixclock) / pixclock)) & ~1; in computeRegs()
285 hfp = (((outd->h_f_porch + pixclock) / pixclock)) & ~1; in computeRegs()
286 hsl = (((outd->h_sync + pixclock) / pixclock)) & ~1; in computeRegs()
307 r->regs[0x09] = (outd->burst + pixclock - 1) / pixclock; /* burst length */ in computeRegs()
551 …mt->mnp = matroxfb_g450_setclk(minfo, mt->pixclock, (mt->crtc == MATROXFB_SRC_CRTC1) ? M_PIXEL_PLL… in matroxfb_g450_compute()
[all …]
/drivers/video/fbdev/
Dmacmodes.c113 "mac1", 60, 512, 384, pixclock, left, right, upper, lower, hslen, vslen,
117 "mac3", 50, 640, 480, pixclock, left, right, upper, lower, hslen, vslen,
121 "mac4", 60, 640, 480, pixclock, left, right, upper, lower, hslen, vslen,
125 "mac8", 50, 768, 576, pixclock, left, right, upper, lower, hslen, vslen,
277 var->pixclock = mode->pixclock; in mac_vmode_to_var()
328 if (var->pixclock > mode->pixclock) in mac_var_to_vmode()
344 if (var->pixclock > mode->pixclock) in mac_var_to_vmode()
Dasiliantfb.c112 unsigned pixclock = *ppixclock; in asiliant_calc_dclk2() local
113 unsigned Ftarget = 1000000 * (1000000 / pixclock); in asiliant_calc_dclk2()
123 ratio = 1000000 / pixclock; in asiliant_calc_dclk2()
124 remainder = 1000000 % pixclock; in asiliant_calc_dclk2()
125 Ftarget = 1000000 * ratio + (1000000 * remainder) / pixclock; in asiliant_calc_dclk2()
170 *ppixclock = pixclock; in asiliant_calc_dclk2()
186 if ((p->var.xres == 640) && (p->var.yres == 480) && (p->var.pixclock == 39722)) { in asiliant_set_timing()
230 ratio = 1000000 / var->pixclock; in asiliantfb_check_var()
231 remainder = 1000000 % var->pixclock; in asiliantfb_check_var()
232 Ftarget = 1000000 * ratio + (1000000 * remainder) / var->pixclock; in asiliantfb_check_var()
[all …]
Dclps711xfb.c113 unsigned int lcdcon, syscon, pixclock; in clps7111fb_set_par() local
142 pixclock = 9 * info->var.pixclock / 244140 - 1; in clps7111fb_set_par()
143 lcdcon |= pixclock << 19; in clps7111fb_set_par()
194 info->var.pixclock = 93006; /* 10.752MHz pixel clock */ in clps711x_guess_lcd_params()
232 info->var.pixclock = (((lcdcon >> 19) & 0x3f) + 1) * 244140 / 9; in clps711x_guess_lcd_params()
Dda8xx-fb.c205 .pixclock = KHZ2PICOS(4607),
219 .pixclock = KHZ2PICOS(7833),
234 .pixclock = KHZ2PICOS(7833),
249 .pixclock = KHZ2PICOS(6400),
737 unsigned pixclock, in da8xx_fb_calc_clk_divider() argument
742 pixclock = PICOS2KHZ(pixclock) * 1000; in da8xx_fb_calc_clk_divider()
746 if (pixclock < (*lcdc_clk_rate / CLK_MAX_DIV)) { in da8xx_fb_calc_clk_divider()
748 pixclock * CLK_MAX_DIV); in da8xx_fb_calc_clk_divider()
750 } else if (pixclock > (*lcdc_clk_rate / CLK_MIN_DIV)) { in da8xx_fb_calc_clk_divider()
752 pixclock * CLK_MIN_DIV); in da8xx_fb_calc_clk_divider()
[all …]
Dfsl-diu-fb.c65 .pixclock = 15385,
79 .pixclock = 79440,
93 .pixclock = 39722,
107 .pixclock = 32052,
121 .pixclock = 31747,
135 .pixclock = 25057,
149 .pixclock = 22272,
163 .pixclock = 33805,
177 .pixclock = 25000,
191 .pixclock = 31518,
[all …]
Dvga16fb.c77 .pixclock = 39721,
246 unsigned int pixclock, in vga16fb_clock_chip() argument
251 u32 pixclock; in vga16fb_clock_chip() member
262 pixclock = (pixclock * mul) / div; in vga16fb_clock_chip()
264 err = pixclock - best->pixclock; in vga16fb_clock_chip()
266 for (ptr = vgaclocks + 1; ptr->pixclock; ptr++) { in vga16fb_clock_chip()
269 tmp = pixclock - ptr->pixclock; in vga16fb_clock_chip()
278 pixclock = (best->pixclock * div) / mul; in vga16fb_clock_chip()
500 vga16fb_clock_chip(par, var->pixclock, info, 1, 2); in vga16fb_check_var()
503 vga16fb_clock_chip(par, var->pixclock, info, 1, 1); in vga16fb_check_var()
Damba-clcd-versatile.c19 .pixclock = 39721,
43 .pixclock = 15748,
68 .pixclock = 100000,
92 .pixclock = 100000,
117 .pixclock = 62500,
Dgbefb.c111 .pixclock = 39722, /* picoseconds */
142 .pixclock = 9353,
159 .pixclock = 39722,
174 .pixclock = 9353,
466 int pixclock; in compute_gbe_timing() local
484 pixclock = (1000000 / gbe_pll->clock_rate) * in compute_gbe_timing()
487 error = var->pixclock - pixclock; in compute_gbe_timing()
507 pixclock = (1000000 / gbe_pll->clock_rate) * in compute_gbe_timing()
535 return pixclock; in compute_gbe_timing()
931 var->pixclock = ret; in gbefb_check_var()
Dmx3fb.c142 .pixclock = 185925,
160 .pixclock = 185925,
178 .pixclock = 38255,
194 .pixclock = 37538,
210 .pixclock = 37538,
226 .pixclock = 40574,
849 (u32) (PICOS2KHZ(fbi->var.pixclock) * 1000UL)); in __set_par()
852 (PICOS2KHZ(fbi->var.pixclock)) * 1000UL, in __set_par()
999 if (var->pixclock < 1000) { in mx3fb_check_var()
1004 var->pixclock = (vtotal * htotal * 6UL) / 100UL; in mx3fb_check_var()
[all …]
Dau1200fb.c1039 u32 pixclock; in au1200fb_fb_check_var() local
1066 pixclock = max((u32)(PICOS2KHZ(var->pixclock) * 1000), fbi->monspecs.dclkmin); in au1200fb_fb_check_var()
1067 pixclock = min3(pixclock, fbi->monspecs.dclkmax, (u32)AU1200_LCD_MAX_CLK/2); in au1200fb_fb_check_var()
1069 if (AU1200_LCD_MAX_CLK % pixclock) { in au1200fb_fb_check_var()
1070 int diff = AU1200_LCD_MAX_CLK % pixclock; in au1200fb_fb_check_var()
1071 pixclock -= diff; in au1200fb_fb_check_var()
1074 var->pixclock = KHZ2PICOS(pixclock/1000); in au1200fb_fb_check_var()
1077 int pcd = AU1200_LCD_MAX_CLK / (pixclock * 2) - 1; in au1200fb_fb_check_var()
1082 var->pixclock = KHZ2PICOS(6000); in au1200fb_fb_check_var()
1085 var->pixclock = KHZ2PICOS(12000); in au1200fb_fb_check_var()
/drivers/video/fbdev/core/
Dfbcvt.c40 u32 pixclock; member
174 u32 pixclock; in fb_cvt_pixclock() local
177 pixclock = (cvt->f_refresh * cvt->vtotal * cvt->htotal)/1000; in fb_cvt_pixclock()
179 pixclock = (cvt->htotal * 1000000)/cvt->hperiod; in fb_cvt_pixclock()
181 pixclock /= 250; in fb_cvt_pixclock()
182 pixclock *= 250; in fb_cvt_pixclock()
183 pixclock *= 1000; in fb_cvt_pixclock()
185 return pixclock; in fb_cvt_pixclock()
274 mode->pixclock = KHZ2PICOS(cvt->pixclock/1000); in fb_cvt_convert_to_mode()
367 cvt.pixclock = fb_cvt_pixclock(&cvt); in fb_find_mode_cvt()
[all …]
Dfbmon.c395 mode->pixclock = var->pixclock; in calc_mode_timings()
545 && PICOS2KHZ(mode->pixclock) * 1000 > specs->dclkmax) { in get_std_timing()
569 mode->pixclock = PIXEL_CLOCK; in get_detailed_timing()
570 mode->pixclock /= 1000; in get_detailed_timing()
571 mode->pixclock = KHZ2PICOS(mode->pixclock); in get_detailed_timing()
720 int num_modes, hz, hscan, pixclock; in fb_get_monitor_limits() local
732 pixclock = PICOS2KHZ(modes[i].pixclock) * 1000; in fb_get_monitor_limits()
744 hscan = (pixclock + htotal / 2) / htotal; in fb_get_monitor_limits()
748 if (specs->dclkmax == 0 || specs->dclkmax < pixclock) in fb_get_monitor_limits()
749 specs->dclkmax = pixclock; in fb_get_monitor_limits()
[all …]
Dmodedb.c615 var->pixclock = mode->pixclock; in fb_try_mode()
885 u32 pixclock, hfreq, htotal, vtotal; in fb_var_to_videomode() local
890 mode->pixclock = var->pixclock; in fb_var_to_videomode()
902 if (!var->pixclock) in fb_var_to_videomode()
905 pixclock = PICOS2KHZ(var->pixclock) * 1000; in fb_var_to_videomode()
917 hfreq = pixclock/htotal; in fb_var_to_videomode()
935 var->pixclock = mode->pixclock; in fb_videomode_to_var()
959 mode1->pixclock == mode2->pixclock && in fb_mode_is_equal()
/drivers/gpu/drm/msm/hdmi/
Dhdmi_audio.c48 unsigned long int pixclock; member
79 static const struct hdmi_msm_audio_arcs *get_arcs(unsigned long int pixclock) in get_arcs() argument
85 if (arcs->pixclock == pixclock) in get_arcs()
105 DBG("video: power_on=%d, pixclock=%lu", hdmi->power_on, hdmi->pixclock); in msm_hdmi_audio_update()
107 if (enabled && !(hdmi->power_on && hdmi->pixclock)) { in msm_hdmi_audio_update()
113 arcs = get_arcs(hdmi->pixclock); in msm_hdmi_audio_update()
116 hdmi->pixclock); in msm_hdmi_audio_update()
Dhdmi_bridge.c47 DBG("pixclock: %lu", hdmi->pixclock); in msm_hdmi_power_on()
48 ret = clk_set_rate(hdmi->pwr_clks[0], hdmi->pixclock); in msm_hdmi_power_on()
104 msm_hdmi_phy_powerup(phy, hdmi->pixclock); in msm_hdmi_bridge_pre_enable()
153 hdmi->pixclock = mode->clock * 1000; in msm_hdmi_bridge_mode_set()
Dhdmi_phy_8960.c21 unsigned long int pixclock) in hdmi_phy_8960_powerup() argument
23 DBG("pixclock: %lu", pixclock); in hdmi_phy_8960_powerup()
Dhdmi.h62 unsigned long int pixclock; member
157 void (*powerup)(struct hdmi_phy *phy, unsigned long int pixclock);
191 void msm_hdmi_phy_powerup(struct hdmi_phy *phy, unsigned long int pixclock);
Dhdmi_phy_8x60.c21 unsigned long int pixclock) in hdmi_phy_8x60_powerup() argument
27 if (pixclock == 27000000) { in hdmi_phy_8x60_powerup()
/drivers/video/fbdev/geode/
Dvideo_cs5530.c28 long pixclock; /* ps */ member
81 min = cs5530_pll_table[0].pixclock - info->var.pixclock; in cs5530_set_dclk_frequency()
84 diff = cs5530_pll_table[i].pixclock - info->var.pixclock; in cs5530_set_dclk_frequency()
Dvideo_gx.c28 long pixclock; /* ps */ member
140 min = abs(pll_table[0].pixclock - info->var.pixclock); in gx_set_dclk_frequency()
142 diff = abs(pll_table[i].pixclock - info->var.pixclock); in gx_set_dclk_frequency()
/drivers/video/fbdev/mbx/
Dmbxfb.c94 .pixclock = 40000,
130 unsigned int pixclock; in mbxfb_get_pixclock() local
133 pixclock = PICOS2KHZ(pixclock_ps); in mbxfb_get_pixclock()
150 err = (clk > pixclock) ? (clk - pixclock) : in mbxfb_get_pixclock()
151 (pixclock - clk); in mbxfb_get_pixclock()
186 var->pixclock = mbxfb_get_pixclock(var->pixclock, &div); in mbxfb_check_var()
282 var->pixclock = mbxfb_get_pixclock(info->var.pixclock, &div); in mbxfb_set_par()
/drivers/gpu/drm/msm/mdp/mdp4/
Dmdp4_dtv_encoder.c28 unsigned long int pixclock; member
117 mdp4_dtv_encoder->pixclock = mode->clock * 1000; in mdp4_dtv_encoder_mode_set()
119 DBG("pixclock=%lu", mdp4_dtv_encoder->pixclock); in mdp4_dtv_encoder_mode_set()
194 unsigned long pc = mdp4_dtv_encoder->pixclock; in mdp4_dtv_encoder_enable()

12345