/drivers/gpu/drm/radeon/ |
D | rs780_dpm.c | 700 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 808 power_info->pplib.ucNumStates, GFP_KERNEL); in rs780_parse_power_table() 812 for (i = 0; i < power_info->pplib.ucNumStates; i++) { in rs780_parse_power_table() 815 le16_to_cpu(power_info->pplib.usStateArrayOffset) + in rs780_parse_power_table() 816 i * power_info->pplib.ucStateEntrySize); in rs780_parse_power_table() 819 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset) + in rs780_parse_power_table() 821 power_info->pplib.ucNonClockSize)); in rs780_parse_power_table() 822 if (power_info->pplib.ucStateEntrySize - 1) { in rs780_parse_power_table() 825 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset) + in rs780_parse_power_table() 827 power_info->pplib.ucClockInfoSize)); in rs780_parse_power_table() [all …]
|
D | rv6xx_dpm.c | 1778 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 1892 power_info->pplib.ucNumStates, GFP_KERNEL); in rv6xx_parse_power_table() 1896 for (i = 0; i < power_info->pplib.ucNumStates; i++) { in rv6xx_parse_power_table() 1899 le16_to_cpu(power_info->pplib.usStateArrayOffset) + in rv6xx_parse_power_table() 1900 i * power_info->pplib.ucStateEntrySize); in rv6xx_parse_power_table() 1903 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset) + in rv6xx_parse_power_table() 1905 power_info->pplib.ucNonClockSize)); in rv6xx_parse_power_table() 1906 if (power_info->pplib.ucStateEntrySize - 1) { in rv6xx_parse_power_table() 1917 for (j = 0; j < (power_info->pplib.ucStateEntrySize - 1); j++) { in rv6xx_parse_power_table() 1920 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset) + in rv6xx_parse_power_table() [all …]
|
D | rv770_dpm.c | 2127 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 2286 power_info->pplib.ucNumStates, GFP_KERNEL); in rv7xx_parse_power_table() 2290 for (i = 0; i < power_info->pplib.ucNumStates; i++) { in rv7xx_parse_power_table() 2293 le16_to_cpu(power_info->pplib.usStateArrayOffset) + in rv7xx_parse_power_table() 2294 i * power_info->pplib.ucStateEntrySize); in rv7xx_parse_power_table() 2297 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset) + in rv7xx_parse_power_table() 2299 power_info->pplib.ucNonClockSize)); in rv7xx_parse_power_table() 2300 if (power_info->pplib.ucStateEntrySize - 1) { in rv7xx_parse_power_table() 2310 power_info->pplib.ucNonClockSize); in rv7xx_parse_power_table() 2312 for (j = 0; j < (power_info->pplib.ucStateEntrySize - 1); j++) { in rv7xx_parse_power_table() [all …]
|
D | r600_dpm.c | 805 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 856 rdev->pm.dpm.platform_caps = le32_to_cpu(power_info->pplib.ulPlatformCaps); in r600_get_platform_caps() 857 rdev->pm.dpm.backbias_response_time = le16_to_cpu(power_info->pplib.usBackbiasTime); in r600_get_platform_caps() 858 rdev->pm.dpm.voltage_response_time = le16_to_cpu(power_info->pplib.usVoltageTime); in r600_get_platform_caps() 888 if (le16_to_cpu(power_info->pplib.usTableSize) >= in r600_parse_extended_power_table() 918 if (le16_to_cpu(power_info->pplib.usTableSize) >= in r600_parse_extended_power_table() 1016 if (le16_to_cpu(power_info->pplib.usTableSize) >= in r600_parse_extended_power_table() 1065 if (le16_to_cpu(power_info->pplib.usTableSize) >= in r600_parse_extended_power_table()
|
D | radeon_atombios.c | 2030 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 2586 radeon_atombios_add_pplib_thermal_controller(rdev, &power_info->pplib.sThermalController); in radeon_atombios_parse_power_table_4_5() 2587 if (power_info->pplib.ucNumStates == 0) in radeon_atombios_parse_power_table_4_5() 2590 power_info->pplib.ucNumStates, GFP_KERNEL); in radeon_atombios_parse_power_table_4_5() 2594 for (i = 0; i < power_info->pplib.ucNumStates; i++) { in radeon_atombios_parse_power_table_4_5() 2598 le16_to_cpu(power_info->pplib.usStateArrayOffset) + in radeon_atombios_parse_power_table_4_5() 2599 i * power_info->pplib.ucStateEntrySize); in radeon_atombios_parse_power_table_4_5() 2602 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset) + in radeon_atombios_parse_power_table_4_5() 2604 power_info->pplib.ucNonClockSize)); in radeon_atombios_parse_power_table_4_5() 2606 ((power_info->pplib.ucStateEntrySize - 1) ? in radeon_atombios_parse_power_table_4_5() [all …]
|
D | ni_dpm.c | 3875 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 4002 power_info->pplib.ucNumStates, GFP_KERNEL); in ni_parse_power_table() 4006 for (i = 0; i < power_info->pplib.ucNumStates; i++) { in ni_parse_power_table() 4009 le16_to_cpu(power_info->pplib.usStateArrayOffset) + in ni_parse_power_table() 4010 i * power_info->pplib.ucStateEntrySize); in ni_parse_power_table() 4013 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset) + in ni_parse_power_table() 4015 power_info->pplib.ucNonClockSize)); in ni_parse_power_table() 4016 if (power_info->pplib.ucStateEntrySize - 1) { in ni_parse_power_table() 4026 power_info->pplib.ucNonClockSize); in ni_parse_power_table() 4028 for (j = 0; j < (power_info->pplib.ucStateEntrySize - 1); j++) { in ni_parse_power_table() [all …]
|
D | trinity_dpm.c | 1662 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 1752 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in trinity_parse_power_table() 1755 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in trinity_parse_power_table() 1758 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in trinity_parse_power_table()
|
D | sumo_dpm.c | 1376 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 1477 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in sumo_parse_power_table() 1480 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in sumo_parse_power_table() 1483 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in sumo_parse_power_table()
|
D | kv_dpm.c | 2556 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 2655 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in kv_parse_power_table() 2658 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in kv_parse_power_table() 2661 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in kv_parse_power_table()
|
D | ci_dpm.c | 5412 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 5547 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in ci_parse_power_table() 5550 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in ci_parse_power_table() 5553 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in ci_parse_power_table()
|
D | si_dpm.c | 6740 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 6884 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in si_parse_power_table() 6887 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in si_parse_power_table() 6890 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in si_parse_power_table()
|
/drivers/gpu/drm/amd/amdgpu/ |
D | amdgpu_dpm.c | 246 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 297 adev->pm.dpm.platform_caps = le32_to_cpu(power_info->pplib.ulPlatformCaps); in amdgpu_get_platform_caps() 298 adev->pm.dpm.backbias_response_time = le16_to_cpu(power_info->pplib.usBackbiasTime); in amdgpu_get_platform_caps() 299 adev->pm.dpm.voltage_response_time = le16_to_cpu(power_info->pplib.usVoltageTime); in amdgpu_get_platform_caps() 331 if (le16_to_cpu(power_info->pplib.usTableSize) >= in amdgpu_parse_extended_power_table() 361 if (le16_to_cpu(power_info->pplib.usTableSize) >= in amdgpu_parse_extended_power_table() 458 if (le16_to_cpu(power_info->pplib.usTableSize) >= in amdgpu_parse_extended_power_table() 507 if (le16_to_cpu(power_info->pplib.usTableSize) >= in amdgpu_parse_extended_power_table()
|
D | cz_dpm.c | 288 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 324 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in cz_parse_power_table() 327 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in cz_parse_power_table() 330 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in cz_parse_power_table() 340 le32_to_cpu(power_info->pplib.ulPlatformCaps); in cz_parse_power_table() 342 le16_to_cpu(power_info->pplib.usBackbiasTime); in cz_parse_power_table() 344 le16_to_cpu(power_info->pplib.usVoltageTime); in cz_parse_power_table()
|
D | kv_dpm.c | 2649 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 2750 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in kv_parse_power_table() 2753 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in kv_parse_power_table() 2756 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in kv_parse_power_table()
|
D | ci_dpm.c | 5512 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 5649 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in ci_parse_power_table() 5652 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in ci_parse_power_table() 5655 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in ci_parse_power_table()
|
D | si_dpm.c | 73 struct _ATOM_PPLIB_POWERPLAYTABLE pplib; member 7304 le16_to_cpu(power_info->pplib.usStateArrayOffset)); in si_parse_power_table() 7307 le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); in si_parse_power_table() 7310 le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); in si_parse_power_table()
|