/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/ |
D | host.fuc | 67 nv_iord($r1, NV_PPWR_FIFO_GET(0)) 69 cmp b32 $r1 $r2 72 and $r14 $r1 #fifo_qmaskp 84 add b32 $r1 0x1 85 and $r14 $r1 #fifo_qmaskf 101 imm32($r1, PROC_KERN) 102 cmp b32 $r14 $r1 107 nv_iord($r1, NV_PPWR_RFIFO_GET) 109 xor $r1 #rfifo_qmaskb 110 cmp b32 $r1 $r2 [all …]
|
D | idle.fuc | 56 nv_iord($r1, NV_PPWR_DSCRATCH(1)) 57 add b32 $r1 1 58 nv_iowr(NV_PPWR_DSCRATCH(1), $r1) 62 mov $r1 #proc_list_head 67 push $r1 68 mov b32 $r14 $r1 70 pop $r1 76 add b32 $r1 #proc_size 77 cmp b32 $r1 $r15
|
D | memx.fuc | 172 ld b32 $r6 D[$r1 + 0x00] 197 add b32 $r1 0x4 210 add b32 $r1 0x4 224 ld b32 $r6 D[$r1 + 0x00] 225 ld b32 $r5 D[$r1 + 0x04] 226 add b32 $r1 0x08 244 ld b32 $r14 D[$r1 + 0x00] 245 ld b32 $r13 D[$r1 + 0x04] 246 ld b32 $r12 D[$r1 + 0x08] 247 ld b32 $r11 D[$r1 + 0x0c] [all …]
|
D | kernel.fuc | 502 nv_iord($r1, NV_PPWR_CAPS) 503 extr $r1 $r1 9:17 504 shl b32 $r1 8 505 mov $sp $r1 510 imm32($r1, 0x10 | NV_PPWR_UAS_CONFIG_ENABLE) 511 nv_iowrs(NV_PPWR_UAS_CONFIG, $r1) 515 imm32($r1, 0xe0) 516 nv_iowr(NV_PPWR_INTR_ROUTE, $r1) 519 mov $r1 NV_PPWR_INTR_EN_CLR_MASK 520 nv_iowr(NV_PPWR_INTR_EN_CLR, $r1) [all …]
|
D | i2c_.fuc | 81 // $r1 - scl line 86 nv_iowr(NV_PPWR_OUTPUT_SET, $r1) 89 nv_iowr(NV_PPWR_OUTPUT_CLR, $r1) 104 and $r3 $r1 204 // $r1 - scl line 219 // $r1 - scl line 313 extr $r1 $r12 I2C__MSG_DATA0_PORT 314 shl b32 $r1 2 315 cmp b32 $r1 (#i2c_sda_map - #i2c_scl_map) 317 add b32 $r3 $r1 #i2c_sda_map [all …]
|
D | arith.fuc | 53 push $r1 // A_hi 58 shr b32 $r1 $r14 16 68 mulu $r3 $r1 $r13 // tmp0 = A_hi * B_lo 86 mulu $r3 $r1 $r2 // tmp0 = A_hi * B_hi 92 pop $r1
|
/drivers/gpu/drm/nouveau/nvkm/engine/gr/fuc/ |
D | hub.fuc | 74 nv_iord($r1, NV_PGRAPH_FECS_CAPS, 0) 75 extr $r1 $r1 9:17 76 shl b32 $r1 8 77 mov $sp $r1 84 mov $r1 #ih 85 mov $iv0 $r1 122 extr $r1 $r15 16:20 123 st b32 D[$r0 + #rop_count] $r1 128 mov $r1 1 129 shl b32 $r1 $r15 [all …]
|
/drivers/block/paride/ |
D | comm.c | 54 w2(6); l = r1(); w0(0x80); h = r1(); w2(4); in comm_read_regr() 63 case 4: w3(r+0x20); (void)r1(); in comm_read_regr() 85 case 4: w3(r); (void)r1(); w4(val); in comm_write_regr() 116 w0(0); w2(6); l = r1(); in comm_read_block() 117 w0(0x80); h = r1(); w2(4); in comm_read_block() 129 case 2: w3(0x68); (void)r1(); w2(0x24); in comm_read_block() 134 case 3: w3(0x68); (void)r1(); w2(0x24); in comm_read_block() 139 case 4: w3(0x68); (void)r1(); w2(0x24); in comm_read_block() 163 case 2: w3(0x48); (void)r1(); in comm_write_block() 167 case 3: w3(0x48); (void)r1(); in comm_write_block() [all …]
|
D | fit2.c | 56 w0(0); a = r1(); in fit2_read_regr() 57 w0(1); b = r1(); in fit2_read_regr() 73 w0(0); a = r1(); w0(1); b = r1(); in fit2_read_block() 74 w0(3); c = r1(); w0(2); d = r1(); in fit2_read_block() 79 a = r1(); w0(3); b = r1(); in fit2_read_block() 80 w0(1); c = r1(); w0(0); d = r1(); in fit2_read_block()
|
D | ktti.c | 49 a = r1(); w2(0xc); b = r1(); w2(9); w2(0xc); w2(9); in ktti_read_regr() 60 a = r1(); w2(0xc); b = r1(); w2(9); in ktti_read_block() 62 a = r1(); w2(0xc); b = r1(); w2(9); in ktti_read_block()
|
D | aten.c | 57 a = r1(); w0(0x10); b = r1(); w2(0xc); in aten_read_regr() 79 a = r1(); w0(0x58); b = r1(); in aten_read_block() 80 w2(0); d = r1(); w0(0x48); c = r1(); in aten_read_block()
|
D | fit3.c | 74 w2(0xd); a = r1(); in fit3_read_regr() 75 w2(0xf); b = r1(); in fit3_read_regr() 103 w2(0xd); a = r1(); in fit3_read_block() 104 w2(0xf); b = r1(); in fit3_read_block() 105 w2(0xc); c = r1(); in fit3_read_block() 106 w2(0xe); d = r1(); in fit3_read_block()
|
D | on26.c | 56 w2(6); a = r1(); w2(4); in on26_read_regr() 57 w2(6); b = r1(); w2(4); in on26_read_regr() 144 i = ((r1() & 0xf0) << 4); w0(0x87); in on26_test_port() 145 i |= (r1() & 0xf0); w0(0x78); in on26_test_port() 147 i |= ((r1() & 0xf0) >> 4); in on26_test_port() 195 w2(6); a = r1(); in on26_read_block() 196 w2(4); b = r1(); in on26_read_block()
|
D | bpck.c | 57 l = r1(); in bpck_read_regr() 59 h = r1(); in bpck_read_regr() 158 t2(4); l = r1(); in bpck_read_block() 159 t2(4); h = r1(); in bpck_read_block() 204 o1 = r1()&0xf8; in bpck_probe_unit() 208 t2(2); t = r1()&0xf8; in bpck_probe_unit() 210 if ((f7) || (t != o1)) { t2(2); s = r1()&0xf8; } in bpck_probe_unit() 291 t2(4); l = r1(); in bpck_test_proto() 292 t2(4); h = r1(); in bpck_test_proto()
|
D | frpw.c | 55 w2(6); l = r1(); in frpw_read_regr() 56 w2(4); h = r1(); in frpw_read_regr() 82 w2(6); l = r1(); in frpw_read_block_int() 83 w2(4); h = r1(); in frpw_read_block_int() 209 a = r1() & 0xff; w2(4); b = r1() & 0xff; in frpw_test_pnp()
|
D | epia.c | 59 a = r1(); w2(1); b = r1(); w2(4); in epia_read_regr() 65 a = r1(); b = r2(); w2(4); in epia_read_regr() 145 w2(2+ph); a = r1(); in epia_read_block() 146 w2(4+ph); b = r1(); in epia_read_block() 158 a = r1(); b = r2(); in epia_read_block()
|
D | on20.c | 46 case 0: w2(4); w2(6); l = r1(); in on20_read_regr() 47 w2(4); w2(6); h = r1(); in on20_read_regr() 97 w2(6); l = r1(); w2(4); in on20_read_block() 98 w2(6); h = r1(); w2(4); in on20_read_block()
|
/drivers/ata/ |
D | pata_hpt3x3.c | 40 u32 r1, r2; in hpt3x3_set_piomode() local 43 pci_read_config_dword(pdev, 0x44, &r1); in hpt3x3_set_piomode() 46 r1 &= ~(7 << (3 * dn)); in hpt3x3_set_piomode() 47 r1 |= (adev->pio_mode - XFER_PIO_0) << (3 * dn); in hpt3x3_set_piomode() 50 pci_write_config_dword(pdev, 0x44, r1); in hpt3x3_set_piomode() 70 u32 r1, r2; in hpt3x3_set_dmamode() local 74 pci_read_config_dword(pdev, 0x44, &r1); in hpt3x3_set_dmamode() 77 r1 &= ~(7 << (3 * dn)); in hpt3x3_set_dmamode() 78 r1 |= (mode_num << (3 * dn)); in hpt3x3_set_dmamode() 86 pci_write_config_dword(pdev, 0x44, r1); in hpt3x3_set_dmamode()
|
/drivers/firmware/ |
D | qcom_scm-32.c | 136 register u32 r1 asm("r1") = (u32)&context_id; in smc() 149 : "r" (r0), "r" (r1), "r" (r2) in smc() 252 register u32 r1 asm("r1") = (u32)&context_id; in qcom_scm_call_atomic1() 265 : "r" (r0), "r" (r1), "r" (r2) in qcom_scm_call_atomic1() 285 register u32 r1 asm("r1") = (u32)&context_id; in qcom_scm_call_atomic2() 300 : "r" (r0), "r" (r1), "r" (r2), "r" (r3) in qcom_scm_call_atomic2() 310 register u32 r1 asm("r1"); in qcom_scm_get_version() 318 r1 = (u32)&context_id; in qcom_scm_get_version() 329 : "=r" (r0), "=r" (r1) in qcom_scm_get_version() 330 : "r" (r0), "r" (r1) in qcom_scm_get_version() [all …]
|
/drivers/gpu/drm/ |
D | drm_rect.c | 42 bool drm_rect_intersect(struct drm_rect *r1, const struct drm_rect *r2) in drm_rect_intersect() argument 44 r1->x1 = max(r1->x1, r2->x1); in drm_rect_intersect() 45 r1->y1 = max(r1->y1, r2->y1); in drm_rect_intersect() 46 r1->x2 = min(r1->x2, r2->x2); in drm_rect_intersect() 47 r1->y2 = min(r1->y2, r2->y2); in drm_rect_intersect() 49 return drm_rect_visible(r1); in drm_rect_intersect()
|
/drivers/scsi/arm/ |
D | acornscsi-io.S | 42 stmia r1!, {r3 - r6} 53 stmia r1!, {r3 - r4} 62 str r3, [r1], #4 69 strb r3, [r1], #1 71 strplb r3, [r1], #1 84 ldmia r1!, {r4, r6, ip, lr} 108 ldmia r1!, {r4, r6} 123 ldr r4, [r1], #4 133 ldr r3, [r1], #2
|
/drivers/media/platform/soc_camera/ |
D | soc_scale_crop.c | 27 static bool is_smaller(const struct v4l2_rect *r1, const struct v4l2_rect *r2) in is_smaller() argument 29 return r1->width < r2->width || r1->height < r2->height; in is_smaller() 33 static bool is_inside(const struct v4l2_rect *r1, const struct v4l2_rect *r2) in is_inside() argument 35 return r1->left > r2->left || r1->top > r2->top || in is_inside() 36 r1->left + r1->width < r2->left + r2->width || in is_inside() 37 r1->top + r1->height < r2->top + r2->height; in is_inside()
|
/drivers/gpu/drm/nouveau/nvkm/engine/ce/fuc/ |
D | com.fuc | 141 mov $r1 #ih 142 mov $iv0 $r1 143 mov $r1 0x400 146 iowr I[$r1 + 0x300] $r2 150 iowr I[$r1] $r2 154 mov $r1 0x1200 156 iowr I[$r1] $r2 166 iord $r1 I[$r0 + 0x200] 168 and $r2 $r1 0x00000008 172 and $r2 $r1 0x00000004 [all …]
|
/drivers/infiniband/hw/cxgb4/ |
D | t4fw_ri_api.h | 119 __u8 r1; member 136 __u8 r1; member 146 __u8 r1; member 532 __u8 r1[3]; member 550 __u8 r1[3]; member 575 __u8 r1[3]; member 590 __u8 r1; member 601 __u8 r1[3]; member 639 __u8 r1[3]; member 676 __u8 r1[3]; member [all …]
|
/drivers/regulator/ |
D | ltc3589.c | 90 unsigned int r1; member 291 desc->r1 = vdiv[0]; in ltc3589_parse_regulators_dt() 438 static inline unsigned int ltc3589_scale(unsigned int uV, u32 r1, u32 r2) in ltc3589_scale() argument 443 tmp = (uint64_t)uV * r1; in ltc3589_scale() 452 if (!rdesc->r1 || !rdesc->r2) in ltc3589_apply_fb_voltage_divider() 455 desc->min_uV = ltc3589_scale(desc->min_uV, rdesc->r1, rdesc->r2); in ltc3589_apply_fb_voltage_divider() 456 desc->uV_step = ltc3589_scale(desc->uV_step, rdesc->r1, rdesc->r2); in ltc3589_apply_fb_voltage_divider() 457 desc->fixed_uV = ltc3589_scale(desc->fixed_uV, rdesc->r1, rdesc->r2); in ltc3589_apply_fb_voltage_divider()
|