Home
last modified time | relevance | path

Searched refs:reg_clk_ctrl (Results 1 – 3 of 3) sorted by relevance

/drivers/clk/mmp/
Dclk-mix.c151 mux_div = readl(ri->reg_clk_ctrl); in _set_rate()
170 writel(mux_div, ri->reg_clk_ctrl); in _set_rate()
173 writel(mux_div, ri->reg_clk_ctrl); in _set_rate()
176 fc_req = readl(ri->reg_clk_ctrl); in _set_rate()
189 fc_req = readl(ri->reg_clk_ctrl); in _set_rate()
191 writel(fc_req, ri->reg_clk_ctrl); in _set_rate()
303 mux_div = readl(ri->reg_clk_ctrl); in mmp_clk_mix_get_parent()
333 mux_div = readl(ri->reg_clk_ctrl); in mmp_clk_mix_recalc_rate()
Dclk-of-mmp2.c249 sdh_mix_config.reg_info.reg_clk_ctrl = pxa_unit->apmu_base + APMU_SDH0; in mmp2_axi_periph_clk_init()
255 ccic0_mix_config.reg_info.reg_clk_ctrl = pxa_unit->apmu_base + APMU_CCIC0; in mmp2_axi_periph_clk_init()
262 ccic1_mix_config.reg_info.reg_clk_ctrl = pxa_unit->apmu_base + APMU_CCIC1; in mmp2_axi_periph_clk_init()
Dclk.h56 void __iomem *reg_clk_ctrl; member