Searched refs:roce_write (Results 1 – 3 of 3) sorted by relevance
/drivers/infiniband/hw/hns/ |
D | hns_roce_eq.c | 388 roce_write(hr_dev, ROCEE_CAEP_AE_MASK_REG, caepaemask_val); in hns_roce_aeq_ovf_int() 394 roce_write(hr_dev, ROCEE_CAEP_AE_ST_REG, caepaest_val); in hns_roce_aeq_ovf_int() 401 roce_write(hr_dev, ROCEE_CAEP_AE_MASK_REG, caepaemask_val); in hns_roce_aeq_ovf_int() 421 roce_write(hr_dev, ROCEE_CAEP_CE_IRQ_MASK_0_REG + in hns_roce_aeq_ovf_int() 431 roce_write(hr_dev, ROCEE_CAEP_CEQ_ALM_OVF_0_REG + in hns_roce_aeq_ovf_int() 441 roce_write(hr_dev, ROCEE_CAEP_CE_IRQ_MASK_0_REG + in hns_roce_aeq_ovf_int() 621 roce_write(hr_dev, ROCEE_CAEP_AE_MASK_REG, aemask_val); in hns_roce_int_mask_en() 626 roce_write(hr_dev, ROCEE_CAEP_CE_IRQ_MASK_0_REG + in hns_roce_int_mask_en() 634 roce_write(hr_dev, ROCEE_CAEP_CE_INTERVAL_CFG_REG, in hns_roce_ce_int_default_cfg() 638 roce_write(hr_dev, ROCEE_CAEP_CE_BURST_NUM_CFG_REG, in hns_roce_ce_int_default_cfg()
|
D | hns_roce_hw_v1.c | 373 roce_write(to_hr_dev(ibqp->device), in hns_roce_v1_post_recv() 409 roce_write(hr_dev, ROCEE_GLB_CFG_REG, val); in hns_roce_set_db_event_mode() 421 roce_write(hr_dev, ROCEE_GLB_CFG_REG, val); in hns_roce_set_db_ext_mode() 435 roce_write(hr_dev, ROCEE_DB_SQ_WL_REG, val); in hns_roce_set_sdb() 449 roce_write(hr_dev, ROCEE_DB_OTHERS_WL_REG, val); in hns_roce_set_odb() 465 roce_write(hr_dev, ROCEE_EXT_DB_SQ_WL_EMPTY_REG, ext_sdb_alept); in hns_roce_set_sdb_ext() 466 roce_write(hr_dev, ROCEE_EXT_DB_SQ_WL_REG, ext_sdb_alful); in hns_roce_set_sdb_ext() 470 roce_write(hr_dev, ROCEE_EXT_DB_SQ_REG, (u32)(sdb_dma_addr >> 12)); in hns_roce_set_sdb_ext() 484 roce_write(hr_dev, ROCEE_EXT_DB_SQ_H_REG, val); in hns_roce_set_sdb_ext() 504 roce_write(hr_dev, ROCEE_EXT_DB_OTHERS_WL_EMPTY_REG, ext_odb_alept); in hns_roce_set_odb_ext() [all …]
|
D | hns_roce_common.h | 40 #define roce_write(dev, reg, val) writel((val), (dev)->reg_base + (reg)) macro
|