Home
last modified time | relevance | path

Searched refs:shader (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/vmwgfx/
Dvmwgfx_shader.c43 struct vmw_shader shader; member
164 struct vmw_shader *shader = vmw_res_to_shader(res); in vmw_gb_shader_init() local
183 shader->size = size; in vmw_gb_shader_init()
184 shader->type = type; in vmw_gb_shader_init()
185 shader->num_input_sig = num_input_sig; in vmw_gb_shader_init()
186 shader->num_output_sig = num_output_sig; in vmw_gb_shader_init()
199 struct vmw_shader *shader = vmw_res_to_shader(res); in vmw_gb_shader_create() local
231 cmd->body.type = shader->type; in vmw_gb_shader_create()
232 cmd->body.sizeInBytes = shader->size; in vmw_gb_shader_create()
364 struct vmw_dx_shader *shader = vmw_res_to_dx_shader(res); in vmw_dx_shader_commit_notify() local
[all …]
Dvmwgfx_binding.h184 struct vmw_ctx_bindinfo_shader shader; member
Dvmwgfx_binding.c151 offsetof(struct vmw_ctx_binding_state, per_shader[0].shader),
152 offsetof(struct vmw_ctx_binding_state, per_shader[1].shader),
153 offsetof(struct vmw_ctx_binding_state, per_shader[2].shader),
/drivers/gpu/drm/vc4/
Dvc4_validate_shaders.c51 uint64_t *shader; member
168 uint64_t inst = validation_state->shader[validation_state->ip]; in check_tmu_write()
292 uint64_t inst = validation_state->shader[validation_state->ip]; in validate_uniform_address_write()
371 uint64_t inst = validation_state->shader[validation_state->ip]; in check_reg_write()
459 uint64_t inst = validation_state->shader[validation_state->ip]; in track_live_clamps()
534 uint64_t inst = validation_state->shader[validation_state->ip]; in check_instruction_writes()
581 uint64_t inst = validation_state->shader[validation_state->ip]; in check_instruction_reads()
615 uint64_t inst = validation_state->shader[ip]; in vc4_validate_branches()
761 validation_state.shader = shader_obj->vaddr; in vc4_validate_shader()
780 uint64_t inst = validation_state.shader[ip]; in vc4_validate_shader()
/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
Dmcp77.c206 const int shader = cstate->domain[nv_clk_src_shader]; in mcp77_clk_calc() local
242 if (shader == nvkm_clk_read(&clk->base, nv_clk_src_href)) { in mcp77_clk_calc()
245 clock = calc_pll(clk, 0x4020, shader, &N, &M, &P1); in mcp77_clk_calc()
247 out = calc_P((core << 1), shader, &divs); in mcp77_clk_calc()
249 if (abs(shader - out) <= in mcp77_clk_calc()
250 abs(shader - clock) && in mcp77_clk_calc()
Dnv50.c374 const int shader = cstate->domain[nv_clk_src_shader]; in nv50_clk_calc() local
473 if (P1-- && shader == (core << 1)) { in nv50_clk_calc()
477 freq = calc_pll(clk, 0x4020, shader, &N, &M, &P1); in nv50_clk_calc()
Dbase.c340 cstate->domain[nv_clk_src_shader] = perfE.shader; in nvkm_pstate_new()
/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
Dperf.c116 info->shader = nvbios_rd16(bios, perf + 0x06) * 1000; in nvbios_perfEp()
117 info->core = info->shader + (signed char) in nvbios_perfEp()
133 info->shader = nvbios_rd16(bios, perf + 0x0a) * 1000; in nvbios_perfEp()
142 info->shader = nvbios_rd16(bios, perf + 0x0a) * 1000; in nvbios_perfEp()
/drivers/gpu/drm/nouveau/include/nvkm/subdev/bios/
Dperf.h11 u32 shader; member