Home
last modified time | relevance | path

Searched refs:umr (Results 1 – 4 of 4) sorted by relevance

/drivers/net/ethernet/mellanox/mlx5/core/
Den_rx.c294 wi->umr.dma_info[page_idx].addr + frag_offset, in mlx5e_add_skb_frag_mpwqe()
298 wi->umr.dma_info[page_idx].page, frag_offset, in mlx5e_add_skb_frag_mpwqe()
310 struct mlx5e_dma_info *dma_info = &wi->umr.dma_info[page_idx]; in mlx5e_copy_skb_header_mpwqe()
349 memcpy(wqe, &wi->umr.wqe, sizeof(*wqe)); in mlx5e_post_umr_wqe()
371 struct mlx5e_dma_info *dma_info = &wi->umr.dma_info[i]; in mlx5e_alloc_rx_umr_mpwqe()
376 wi->umr.mtt[i] = cpu_to_be64(dma_info->addr | MLX5_EN_WR); in mlx5e_alloc_rx_umr_mpwqe()
388 struct mlx5e_dma_info *dma_info = &wi->umr.dma_info[i]; in mlx5e_alloc_rx_umr_mpwqe()
403 struct mlx5e_dma_info *dma_info = &wi->umr.dma_info[i]; in mlx5e_free_rx_mpwqe()
Den_main.c386 dseg->addr = cpu_to_be64(wi->umr.mtt_addr); in mlx5e_build_umr_wqe()
411 wi->umr.mtt = PTR_ALIGN(rq->mpwqe.mtt_no_align + i * mtt_alloc, in mlx5e_rq_alloc_mpwqe_info()
413 wi->umr.mtt_addr = dma_map_single(c->pdev, wi->umr.mtt, mtt_sz, in mlx5e_rq_alloc_mpwqe_info()
415 if (unlikely(dma_mapping_error(c->pdev, wi->umr.mtt_addr))) in mlx5e_rq_alloc_mpwqe_info()
418 mlx5e_build_umr_wqe(rq, &c->icosq, &wi->umr.wqe, i); in mlx5e_rq_alloc_mpwqe_info()
427 dma_unmap_single(c->pdev, wi->umr.mtt_addr, mtt_sz, in mlx5e_rq_alloc_mpwqe_info()
447 dma_unmap_single(rq->pdev, wi->umr.mtt_addr, mtt_sz, in mlx5e_rq_free_mpwqe_info()
Den.h376 struct mlx5e_umr_dma_info umr; member
/drivers/infiniband/hw/mlx5/
Dqp.c3095 static void set_reg_umr_seg(struct mlx5_wqe_umr_ctrl_seg *umr, in set_reg_umr_seg() argument
3100 memset(umr, 0, sizeof(*umr)); in set_reg_umr_seg()
3106 umr->flags = MLX5_UMR_CHECK_NOT_FREE; in set_reg_umr_seg()
3107 umr->klm_octowords = get_klm_octo(ndescs); in set_reg_umr_seg()
3108 umr->mkey_mask = frwr_mkey_mask(); in set_reg_umr_seg()
3111 static void set_linv_umr_seg(struct mlx5_wqe_umr_ctrl_seg *umr) in set_linv_umr_seg() argument
3113 memset(umr, 0, sizeof(*umr)); in set_linv_umr_seg()
3114 umr->mkey_mask = cpu_to_be64(MLX5_MKEY_MASK_FREE); in set_linv_umr_seg()
3115 umr->flags = 1 << 7; in set_linv_umr_seg()
3193 static void set_reg_umr_segment(struct mlx5_wqe_umr_ctrl_seg *umr, in set_reg_umr_segment() argument
[all …]