Home
last modified time | relevance | path

Searched refs:wr_mid (Results 1 – 5 of 5) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb4/
Dcxgb4_uld.h60 (w)->wr.wr_mid = htonl(FW_WR_LEN16_V(DIV_ROUND_UP(sizeof(*w), 16)) | \
73 (w)->wr.wr_mid = htonl(FW_WR_LEN16_V(DIV_ROUND_UP(wrlen, 16)) | \
Dsge.c1167 u32 wr_mid, ctrl0; in t4_eth_xmit() local
1235 wr_mid = FW_WR_LEN16_V(DIV_ROUND_UP(flits, 2)); in t4_eth_xmit()
1238 wr_mid |= FW_WR_EQUEQ_F | FW_WR_EQUIQ_F; in t4_eth_xmit()
1242 wr->equiq_to_len16 = htonl(wr_mid); in t4_eth_xmit()
Dt4_msg.h226 __be32 wr_mid; member
/drivers/net/ethernet/chelsio/cxgb4vf/
Dsge.c1164 u32 wr_mid; in t4vf_eth_xmit() local
1245 wr_mid = FW_WR_LEN16_V(DIV_ROUND_UP(flits, 2)); in t4vf_eth_xmit()
1257 wr_mid |= FW_WR_EQUEQ_F | FW_WR_EQUIQ_F; in t4vf_eth_xmit()
1268 wr->equiq_to_len16 = cpu_to_be32(wr_mid); in t4vf_eth_xmit()
/drivers/infiniband/hw/cxgb4/
Dmem.c90 req->wr.wr_mid = cpu_to_be32(FW_WR_LEN16_V(DIV_ROUND_UP(wr_len, 16))); in _c4iw_write_mem_dma_aligned()
155 req->wr.wr_mid = cpu_to_be32( in _c4iw_write_mem_inline()