Home
last modified time | relevance | path

Searched refs:clk_hw_get_rate (Results 1 – 25 of 32) sorted by relevance

12

/drivers/clk/sunxi-ng/
Dccu_phase.c38 parent_rate = clk_hw_get_rate(parent); in ccu_phase_get_phase()
48 grandparent_rate = clk_hw_get_rate(grandparent); in ccu_phase_get_phase()
74 parent_rate = clk_hw_get_rate(parent); in ccu_phase_set_phase()
84 grandparent_rate = clk_hw_get_rate(grandparent); in ccu_phase_set_phase()
Dccu_mux.c75 parent_rate = clk_hw_get_rate(parent); in ccu_mux_helper_determine_rate()
79 tmp_rate = round(cm, clk_hw_get_rate(parent), req->rate, data); in ccu_mux_helper_determine_rate()
/drivers/clk/ti/
Dclkt_dpll.c79 fint = clk_hw_get_rate(clk_hw_get_parent(&clk->hw)) / n; in _dpll_test_fint()
257 return clk_hw_get_rate(dd->clk_bypass); in omap2_get_dpll_rate()
265 dpll_clk = (u64)clk_hw_get_rate(dd->clk_ref) * dpll_mult; in omap2_get_dpll_rate()
307 ref_rate = clk_hw_get_rate(dd->clk_ref); in omap2_dpll_round_rate()
Ddpll3xxx.c101 fint = clk_hw_get_rate(clk->dpll_data->clk_ref) / n; in _omap3_dpll_compute_freqsel()
254 clkinp = clk_hw_get_rate(clk_hw_get_parent(&clk->hw)); in _lookup_dco()
280 clkinp = clk_hw_get_rate(clk_hw_get_parent(&clk->hw)); in _lookup_sddiv()
463 if (clk_hw_get_rate(hw) == clk_hw_get_rate(dd->clk_bypass)) { in omap3_noncore_dpll_enable()
515 if (clk_hw_get_rate(dd->clk_bypass) == req->rate && in omap3_noncore_dpll_determine_rate()
Ddpll44xx.c97 fint = clk_hw_get_rate(dd->clk_ref) / (dd->last_rounded_n + 1); in omap4_dpll_lpmode_recalc()
215 if (clk_hw_get_rate(dd->clk_bypass) == req->rate && in omap4_dpll_regm4xen_determine_rate()
/drivers/clk/mmp/
Dclk-mix.c124 parent_rate = clk_hw_get_rate(parent); in _filter_clk_table()
229 parent_rate = clk_hw_get_rate(parent); in mmp_clk_mix_determine_rate()
244 parent_rate = clk_hw_get_rate(parent); in mmp_clk_mix_determine_rate()
395 parent_rate = clk_hw_get_rate(parent); in mmp_clk_set_rate()
410 parent_rate = clk_hw_get_rate(parent); in mmp_clk_set_rate()
Dclk-gate.c46 rate = clk_hw_get_rate(hw); in mmp_clk_gate_enable()
/drivers/clk/tegra/
Dclk-emc.c106 parent_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); in emc_recalc_rate()
154 req->rate = clk_hw_get_rate(hw); in emc_determine_rate()
317 if (clk_hw_get_rate(hw) == rate) in emc_set_rate()
Dclk-pll.c830 return clk_hw_get_rate(hw); in clk_pll_round_rate()
936 unsigned long input_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); in clk_plle_enable()
1083 input_rate = clk_hw_get_rate(osc); in clk_pllu_enable()
1561 unsigned long input_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); in clk_plle_tegra114_enable()
1698 input_rate = clk_hw_get_rate(__clk_get_hw(osc)); in clk_pllu_tegra114_enable()
2399 unsigned long input_rate = clk_hw_get_rate(clk_hw_get_parent(hw)); in clk_plle_tegra210_enable()
2536 input_rate = clk_hw_get_rate(osc); in clk_pllu_tegra210_enable()
/drivers/clk/qcom/
Dclk-rcg2.c210 rate = clk_hw_get_rate(p); in _freq_tbl_determine_rate()
469 req->best_parent_rate = clk_hw_get_rate(req->best_parent_hw); in clk_edp_pixel_determine_rate()
736 if (req->rate == clk_hw_get_rate(xo)) { in clk_gfx3d_determine_rate()
746 p9_rate = clk_hw_get_rate(p9); in clk_gfx3d_determine_rate()
757 if (clk_hw_get_rate(p8) == req->rate) in clk_gfx3d_determine_rate()
Dclk-rcg.c434 rate = clk_hw_get_rate(p); in _freq_tbl_determine_rate()
686 src_rate = clk_hw_get_rate(req->best_parent_hw); in clk_rcg_esc_determine_rate()
/drivers/clk/
Dclk-composite.c82 req->best_parent_rate = clk_hw_get_rate(parent); in clk_composite_determine_rate()
98 parent_rate = clk_hw_get_rate(parent); in clk_composite_determine_rate()
/drivers/clk/bcm/
Dclk-kona.c1014 return clk_hw_get_rate(hw); in kona_peri_clk_round_rate()
1051 parent_rate = clk_hw_get_rate(current_parent); in kona_peri_clk_determine_rate()
1066 parent_rate = clk_hw_get_rate(parent); in kona_peri_clk_determine_rate()
1141 if (rate == clk_hw_get_rate(hw)) in kona_peri_clk_set_rate()
/drivers/clk/rockchip/
Dclk-pll.c302 drate = clk_hw_get_rate(hw); in rockchip_rk3036_pll_init()
533 drate = clk_hw_get_rate(hw); in rockchip_rk3066_pll_init()
778 drate = clk_hw_get_rate(hw); in rockchip_rk3399_pll_init()
/drivers/clk/sunxi/
Dclk-sun9i-cpus.c128 parent_rate = clk_hw_get_rate(parent); in sun9i_a80_cpus_clk_determine_rate()
Dclk-sun4i-tcon-ch1.c158 parent_rate = clk_hw_get_rate(parent); in tcon_ch1_determine_rate()
Dclk-factors.c112 parent_rate = clk_hw_get_rate(parent); in clk_factors_determine_rate()
/drivers/clk/mvebu/
Dclk-cpu.c124 cur_rate = clk_hw_get_rate(hwclk); in clk_cpu_on_set_rate()
/drivers/clk/at91/
Dclk-programmable.c69 parent_rate = clk_hw_get_rate(parent); in clk_programmable_determine_rate()
Dclk-generated.c121 parent_rate = clk_hw_get_rate(parent); in clk_generated_determine_rate()
Dclk-peripheral.c154 parent_rate = clk_hw_get_rate(parent); in clk_sam9x5_peripheral_autodiv()
/drivers/clk/sirf/
Dclk-common.c172 unsigned long pll_parent_rate = clk_hw_get_rate(pll_parent_clk); in cpu_clk_round_rate()
184 return clk_hw_get_rate(parent_clk); in cpu_clk_recalc_rate()
/drivers/clk/spear/
Dclk-vco-pll.c90 clk_hw_get_rate(clk_hw_get_parent(clk_hw_get_parent(hw))); in clk_pll_round_rate_index()
/drivers/clk/microchip/
Dclk-core.c408 parent_rate = clk_hw_get_rate(parent_clk); in roclk_determine_rate()
429 return clk_hw_get_rate(hw); in roclk_determine_rate()
/drivers/gpu/drm/msm/dsi/pll/
Ddsi_pll_28nm_8960.c358 cached_state->vco_rate = clk_hw_get_rate(&pll->clk_hw); in dsi_pll_28nm_save_state()

12