Home
last modified time | relevance | path

Searched full:control (Results 1 – 25 of 1365) sorted by relevance

12345678910>>...55

/Documentation/media/v4l-drivers/
Duvcvideo.rst28 control enumeration.
37 Control mappings
41 control mappings at runtime. These allow for individual XU controls or byte
45 triggers a read or write of the associated XU control.
47 The ioctl used to create these control mappings is called UVCIOC_CTRL_MAP.
49 beforehand (UVCIOC_CTRL_ADD) to pass XU control information to the UVC driver.
57 3. Driver specific XU control interface
65 directly map to the low-level UVC control requests.
67 In order to make such a request the UVC unit ID of the control's extension unit
68 and the control selector need to be known. This information either needs to be
[all …]
/Documentation/devicetree/bindings/net/
Dmicrel-ksz90x1.txt14 All skew control options are specified in picoseconds. The minimum
48 - rxc-skew-ps : Skew control of RXC pad
49 - rxdv-skew-ps : Skew control of RX CTL pad
50 - txc-skew-ps : Skew control of TXC pad
51 - txen-skew-ps : Skew control of TX CTL pad
52 - rxd0-skew-ps : Skew control of RX data 0 pad
53 - rxd1-skew-ps : Skew control of RX data 1 pad
54 - rxd2-skew-ps : Skew control of RX data 2 pad
55 - rxd3-skew-ps : Skew control of RX data 3 pad
56 - txd0-skew-ps : Skew control of TX data 0 pad
[all …]
/Documentation/media/uapi/v4l/
Dextended-controls.rst20 The control mechanism as originally designed was meant to be used for
26 implementing this extended control mechanism: the MPEG standard is quite
34 Unfortunately, the original control API lacked some features needed for
36 named) extended control API.
39 Extended Control API, nowadays there are also other classes of Extended
45 The Extended Control API
55 control). This is needed since it is often required to atomically change
60 contains a pointer to the control array, a count of the number of
61 controls in that array and a control class. Control classes are used to
62 group similar controls into a single class. For example, control class
[all …]
Dvidioc-queryctrl.rst19 VIDIOC_QUERYCTRL - VIDIOC_QUERY_EXT_CTRL - VIDIOC_QUERYMENU - Enumerate controls and menu control i…
49 To query the attributes of a control applications set the ``id`` field
57 exclusive ``V4L2_CID_LASTP1``. Drivers may return ``EINVAL`` if a control in
64 in the ``flags`` field this control is permanently disabled and should
68 driver returns the next supported non-compound control, or ``EINVAL`` if
71 type ≥ ``V4L2_CTRL_COMPOUND_TYPES`` and/or array control, in other words
79 control information that cannot be returned in struct
103 See also the examples in :ref:`control`.
119 - Identifies the control, set by the application. See
120 :ref:`control-id` for predefined IDs. When the ID is ORed with
[all …]
Dcontrol.rst21 control ioctls provide the information and a mechanism to create a nice
28 pre-defined control IDs have the prefix ``V4L2_CID_``, and are listed in
29 :ref:`control-id`. The ID is used when querying the attributes of a
30 control, and when getting or setting the current value.
33 assumptions about their purpose. Each control comes with a name string
43 value, step size or other menu items. A control with a certain *custom*
46 If a control is not applicable to the current configuration of the
50 Control values are stored globally, they do not change when switching
59 in order to always reflect the correct control value.
66 Control IDs
[all …]
Dvidioc-g-ext-ctrls.rst19 …C_S_EXT_CTRLS - VIDIOC_TRY_EXT_CTRLS - Get or set the value of several controls, try control values
51 atomically. Control IDs are grouped into control classes (see
52 :ref:`ctrl-class`) and all controls in the control array must belong
53 to the same control class.
68 If the ``size`` is too small to receive the control result (only
87 control values are valid.
101 :c:type:`v4l2_ext_control`. If the new control value
103 control), then this will also result in an ``EINVAL`` error code error.
124 The driver will only set/get these controls if all control values are
144 - Identifies the control, set by the application.
[all …]
Dext-ctrls-jpeg.rst13 JPEG Control Reference
22 .. _jpeg-control-id:
24 JPEG Control IDs
29 :ref:`VIDIOC_QUERYCTRL` for this control will
30 return a description of this control class.
36 details. The ``V4L2_CID_JPEG_CHROMA_SUBSAMPLING`` control determines
68 ``V4L2_CID_JPEG_RESTART_INTERVAL`` control is set to 0, DRI and RSTm
71 .. _jpeg-quality-control:
74 ``V4L2_CID_JPEG_COMPRESSION_QUALITY`` control determines trade-off
76 applications to control image quality, without a need for direct
[all …]
Dext-ctrls-image-process.rst13 Image Process Control Reference
16 The Image Process control class is intended for low-level control of
18 controls in this class affect processing the image, and do not control
22 .. _image-process-control-id:
24 Image Process Control IDs
36 horizontal and vertical blanking. While the pixel rate control may
43 of this control is Hz.
46 Pixel rate in the source pads of the subdev. This control is
61 control value divided by e.g. 0x100, meaning that to get no
62 digital gain the control value needs to be 0x100. The no-gain
Dvidioc-g-ctrl.rst19 VIDIOC_G_CTRL - VIDIOC_S_CTRL - Get or set the value of a control
45 To get the current value of a control applications initialize the ``id``
48 value of a control applications initialize the ``id`` and ``value``
56 actual new value. If the ``value`` is inappropriate for the control
57 (e.g. if it refers to an unsupported menu index of a menu control), then
60 These ioctls work only with user controls. For other control classes the
77 - Identifies the control, set by the application.
92 or the ``value`` is inappropriate for the given control (i.e. if a
101 The control is temporarily not changeable, possibly because another
102 applications took over control of the device function this control
[all …]
Dext-ctrls-camera.rst13 Camera Control Reference
20 .. _camera-control-id:
22 Camera Control IDs
27 :ref:`VIDIOC_QUERYCTRL` for this control will
28 return a description of this control class.
66 ``APERTURE_PRIORITY``, this control determines if the device may
72 when ``V4L2_CID_EXPOSURE_AUTO`` control is set to ``AUTO``,
114 This control turns the camera horizontally by the specified amount.
118 control.
121 This control turns the camera vertically by the specified amount.
[all …]
Dvidioc-dqevent.rst150 - This event requires that the ``id`` matches the control ID from
152 control's value changes, if a button control is pressed or if the
153 control's flags change. This event has a struct
246 - The type of the control. See enum
255 - The 32-bit value of the control for 32-bit control types. This is
261 - The 64-bit value of the control for 64-bit control types.
265 - The control flags. See :ref:`control-flags`.
269 - The minimum value of the control. See struct
274 - The maximum value of the control. See struct
279 - The step value of the control. See struct
[all …]
/Documentation/media/kapi/
Dv4l2-controls.rst9 The V4L2 control API seems simple enough, but quickly becomes very hard to
15 1) How do I add a control?
16 2) How do I set the control's value? (i.e. s_ctrl)
20 3) How do I get the control's value? (i.e. g_volatile_ctrl)
21 4) How do I validate the user's proposed control value? (i.e. try_ctrl)
25 The control framework was created in order to implement all the rules of the
29 Note that the control framework relies on the presence of a struct
39 The :c:type:`v4l2_ctrl` object describes the control properties and keeps
40 track of the control's value (both the current value and the proposed new
93 1.3) Hook the control handler into the driver:
[all …]
/Documentation/sound/cards/
Dimg-spdif-in.rst10 This control returns a mask that shows which of the IEC958 status bits
11 can be read using the 'IEC958 Capture Default' control.
15 This control returns the status bits contained within the SPDIF stream that
17 from this control.
24 This control is used to attempt acquisition of up to four different sample
26 control.
28 When the value of this control is set to {0,0,0,0}, the rate given to hw_params
38 This control returns the active capture rate, or 0 if a lock has not been
43 This control is used to modify the locking/jitter rejection characteristics
49 This control is used to change the threshold at which a lock is acquired.
[all …]
/Documentation/devicetree/bindings/phy/
Dti-phy.txt3 OMAP CONTROL PHY
7 "ti,control-phy-otghs" - if it has otghs_control mailbox register as on OMAP4.
8 "ti,control-phy-usb2" - if it has Power down bit in control_dev_conf register
10 "ti,control-phy-pipe3" - if it has DPLL and individual Rx & Tx power control
12 "ti,control-phy-pcie" - for pcie to support external clock for pcie and to
15 "ti,control-phy-usb2-dra7" - if it has power down register like USB2 PHY on
17 "ti,control-phy-usb2-am437" - if it has power down register like USB2 PHY on
20 - reg-names: "otghs_control" for control-phy-otghs
21 "power", "pcie_pcs" and "control_sma" for control-phy-pcie
24 omap_control_usb: omap-control-usb@4a002300 {
[all …]
/Documentation/devicetree/bindings/clock/
Dnvidia,tegra124-dfll.txt9 control module that will automatically adjust the VDD_CPU voltage by
17 - registers for the DFLL control logic.
25 - soc: Clock source for the DFLL control logic.
31 - dvco: Reset control for the DFLL DVCO.
36 the I2C register, control values and supported voltages.
38 Required properties for the control loop parameters:
39 - nvidia,sample-rate: Sample rate of the DFLL control loop.
46 Optional properties for the control loop parameters:
50 - nvidia,pwm-to-pmic: Use PWM to control regulator rather then I2C.
58 control is disabled and the PWM output is tristated. Note that this voltage is
[all …]
/Documentation/devicetree/bindings/thermal/
Darmada-thermal.txt20 to the status register (4B). The second one points to the control
24 "control MSB/control 1", with size of 4 (deprecated binding), or point
25 to "control LSB/control 0" with size of 8 (current binding). All other
26 compatibles must point to "control LSB/control 0" with size of 8.
/Documentation/ABI/testing/
Dsysfs-platform-asus-laptop21 Control the gps device. 1 means on, 0 means off.
31 To control the LED display, use the following :
33 where T control the 3 letters display, and DDD the 3 digits display.
41 Control the bluetooth device. 1 means on, 0 means off.
42 This may control the led, the device or both.
50 Control the wlan device. 1 means on, 0 means off.
51 This may control the led, the device or both.
59 Control the wimax device. 1 means on, 0 means off.
66 Control the wwan (3G) device. 1 means on, 0 means off.
/Documentation/devicetree/bindings/sram/
Dsunxi-sram.txt14 - "allwinner,sun4i-a10-system-control"
15 - "allwinner,sun5i-a13-system-control"
16 - "allwinner,sun7i-a20-system-control", "allwinner,sun4i-a10-system-control"
17 - "allwinner,sun8i-a23-system-control"
18 - "allwinner,sun8i-h3-system-control"
20 - "allwinner,sun50i-a64-system-control"
21 - "allwinner,sun50i-h5-system-control"
22 - "allwinner,sun50i-h6-system-control", "allwinner,sun50i-a64-system-control"
23 - "allwinner,suniv-f1c100s-system-control", "allwinner,sun4i-a10-system-control"
87 system-control@1c00000 {
[all …]
/Documentation/sound/soc/
Dcodec.rst14 2. Codec control IO - using RegMap API
22 7. DAC Digital mute control.
67 Codec control IO
70 (AC97 combines control with data in the DAI). The codec driver should use the
83 Defines a single control as follows:-
86 xname = Control name e.g. "Playback Volume"
88 shift = control bit(s) offset in register
89 mask = control bit size(s) e.g. mask of 7 = 3 bits
90 invert = the control is inverted
97 A stereo control
[all …]
/Documentation/devicetree/bindings/arm/
Dsyna.txt48 * Marvell Berlin CPU control bindings
50 CPU control register allows various operations on CPUs, like resetting them
64 * Marvell Berlin2 chip control binding
66 Marvell Berlin SoCs have a chip control register set providing several
69 chip control registers, so there should be a single DT node only providing the
77 BG2/BG2CD: chip control register set
78 BG2Q: chip control register set and cpu pll registers
80 * Marvell Berlin2 system control binding
82 Marvell Berlin SoCs have a system control register set providing several
89 - reg: address and length of the system control register set
[all …]
/Documentation/sound/hd-audio/
Dcontrols.rst12 This is an enum control to change the surround-channel setup,
19 This is an enum control to change the auto-mute behavior of the
39 This control enables/disables the analog-loopback circuit. This
51 When this control is ON, treat the headphone jacks as line-out
66 An enum control to re-task the multi-I/O jacks for surround outputs.
71 When this enum control is enabled, the headphone output is routed
78 An enum control to determine whether the analog-loopback route is
86 Dynamic Power-Control
87 This control determines whether the dynamic power-control per jack
92 case, turn this control OFF.
[all …]
/Documentation/driver-api/
Ddcdbas.rst10 management interrupts and host control actions (system power cycle or
51 Host Control Action
54 Dell OpenManage supports a host control feature that allows the administrator
56 shutting down. On some Dell systems, this host control feature requires that
60 to schedule the driver to perform a power cycle or power off host control
68 power off host control action using this driver:
70 1) Write host control action to be performed to host_control_action.
72 3) Write "1" to host_control_on_shutdown to enable host control action.
74 (Driver will perform host control SMI when it is notified that the OS
78 Host Control SMI Type
[all …]
/Documentation/hwmon/
Dg762.rst5 and performs closed-loop or open-loop control of the fan speed. Two
13 /sys/bus/i2c/drivers/g762/ to control the operation of the device.
26 fan speed control (i.e. when pwm1_enable is set to 2).
44 in closed-loop control mode, if fan RPM value is 25% out
49 set current fan speed control mode i.e. 1 for manual fan
50 speed control (open-loop) via pwm1 described below, 2 for
51 automatic fan speed control (closed-loop) via fan1_target
58 get or set PWM fan control value in open-loop mode. This is an
63 when current fan speed control mode is open-loop ('pwm1_enable' set to 1),
/Documentation/devicetree/bindings/mfd/
Dti-keystone-devctrl.txt1 * Device tree bindings for Texas Instruments keystone device state control
3 The Keystone II devices have a set of registers that are used to control
11 - reg: contains offset/length value for device state control
16 devctrl: device-state-control@02620000 {
/Documentation/devicetree/bindings/reset/
Dti-syscon-reset.txt4 Almost all SoCs have hardware modules that require reset control in addition
5 to clock and power control for their functionality. The reset control is
30 - ti,reset-bits : Contains the reset control register information
33 Cell #1 : offset of the reset assert control
36 assert control register
37 Cell #3 : offset of the reset deassert control
40 deassert control register
45 Cell #7 : Flags used to control reset behavior,

12345678910>>...55