Home
last modified time | relevance | path

Searched full:asserted (Results 1 – 25 of 63) sorted by relevance

123

/Documentation/devicetree/bindings/bus/
Dnvidia,tegra20-gmi.txt46 If omitted it will be asserted with data.
56 - nvidia,snor-muxed-width: Number of cycles MUX address/data asserted on the
58 - nvidia,snor-hold-width: Number of cycles CE stays asserted after the
61 - nvidia,snor-adv-width: Number of cycles during which ADV stays asserted.
63 - nvidia,snor-ce-width: Number of cycles before CE is asserted.
65 - nvidia,snor-we-width: Number of cycles during which WE stays asserted.
67 - nvidia,snor-oe-width: Number of cycles during which OE stays asserted.
69 - nvidia,snor-wait-width: Number of cycles before READY is asserted.
Dqcom,ebi2.txt78 drive the data bus after OE is de-asserted, in order to avoid contention on
84 WE is asserted until CS is asserted. With a hold of 1 (value = 0), the CS
100 assertion, with respect to the cycle where ADV (address valid) is asserted.
/Documentation/devicetree/bindings/input/
Dgpio-keys.txt30 system when asserted, when deasserted, or both. This property is
34 EV_ACT_ASSERTED - asserted
36 EV_ACT_ANY - both asserted and deasserted
/Documentation/devicetree/bindings/iio/adc/
Dadi,ad7780.yaml47 specified, it will be asserted during driver probe. As the
54 the ad778x chips. If specified, it will be asserted during
62 for the ad778x chips. If specified, it will be asserted
Dadi,ad7768-1.txt23 - reset-gpios : GPIO spec for the RESET pin. If specified, it will be asserted during
/Documentation/devicetree/bindings/mmc/
Dmmc-pwrseq-simple.txt11 - reset-gpios : contains a list of GPIO specifiers. The reset GPIOs are asserted
13 They will be de-asserted right after the power has been provided to the
Dmmc-pwrseq-emmc.txt15 - reset-gpios : contains a GPIO specifier. The reset GPIO is asserted
/Documentation/devicetree/bindings/pci/
Dxilinx-nwl-pcie.txt18 "msi1, msi0": interrupt asserted when an MSI is received
19 "intx": interrupt asserted when a legacy interrupt is received
20 "misc": interrupt asserted when miscellaneous interrupt is received
Daxis,artpec6-pcie.txt20 - "msi": The interrupt that is asserted when an MSI is received
/Documentation/devicetree/bindings/reset/
Dst,sti-powerdown.txt10 The actual action taken when powerdown is asserted is hardware dependent.
11 However, when asserted it may not be possible to access the hardware's
Dst,sti-softreset.txt9 The actual action taken when softreset is asserted is hardware dependent.
10 However, when asserted it may not be possible to access the hardware's
Dst,sti-picophyreset.txt8 The actual action taken when softreset is asserted is hardware dependent.
9 However, when asserted it may not be possible to access the hardware's
Dimg,pistachio-reset.txt8 The actual action taken when soft reset is asserted is hardware dependent.
9 However, when asserted it may not be possible to access the hardware's
/Documentation/hwmon/
Dadm9240.rst90 Temperature alarm is asserted once the temperature exceeds the high limit,
114 - low speed alarm will be asserted if fan speed is
127 - alarm will be asserted
161 An alarm is asserted for any voltage going below or above the set limits.
172 An alarm is asserted when the CI pin goes active high. The ADM9240
Dlm93.rst103 signals. I.e. when #P1_PROCHOT is asserted, the LM93 will automatically
124 which 1 indicates #VRD_HOT is asserted and 0 indicates it is negated. These
254 If the #PROCHOT or #VRDHOT signals are asserted while bound to a PWM output
298 vrdhot<n> 0 means negated, 1 means asserted
303 pwm_auto_prochot_ramp ramp time per step when #PROCHOT asserted
304 pwm_auto_vrdhot_ramp ramp time per step when #VRDHOT asserted
/Documentation/devicetree/bindings/pinctrl/
Dpinctrl-mt6797.txt53 duty cycle when asserted (high pulse width adjustment). Valid arguments
56 duty cycle when asserted (high pulse width adjustment). Valid arguments
Dpinctrl-mt8183.txt56 duty cycle when asserted (high pulse width adjustment). Valid arguments
59 duty cycle when asserted (high pulse width adjustment). Valid arguments
/Documentation/devicetree/bindings/misc/
Deeprom-93xx46.txt11 - select-gpios : if present, specifies the GPIO that will be asserted prior to
/Documentation/devicetree/bindings/usb/
Dqcom,dwc3.txt40 - "hs_phy_irq": The interrupt that is asserted when a
42 - "ss_phy_irq": The interrupt that is asserted when a
/Documentation/devicetree/bindings/memory-controllers/
Dmvebu-devbus.txt64 DEV_OEn and DEV_CSn are asserted at the same cycle.
73 DEV_OEn and DEV_CSn are de-asserted at the same cycle
76 DEV_OEn is always de-asserted the next cycle after
/Documentation/devicetree/bindings/power/supply/
Dlt3651-charger.txt14 GPIO reports "active" when the output is asserted, so if the pins have been
/Documentation/firmware-guide/acpi/
Dlpit.rst31 residency, or system time spent with the SLP_S0# signal asserted.
/Documentation/devicetree/bindings/sound/
Dcs4271.txt25 line is de-asserted. That also means that clocks cannot be changed
/Documentation/devicetree/bindings/regulator/
Dtps65132-regulator.txt22 asserted for during active discharge, in microseconds.
/Documentation/devicetree/bindings/mtd/
Dfsmc-nand.txt30 command is asserted. Zero means one cycle, 255 means 256

123