Home
last modified time | relevance | path

Searched +full:display +full:- +full:timing (Results 1 – 25 of 49) sorted by relevance

12

/Documentation/devicetree/bindings/display/panel/
Dilitek,ili9322.txt9 - compatible: "dlink,dir-685-panel", "ilitek,ili9322"
10 (full system-specific compatible is always required to look up configuration)
11 - reg: address of the panel on the SPI bus
14 - vcc-supply: core voltage supply, see regulator/regulator.txt
15 - iovcc-supply: voltage supply for the interface input/output signals,
17 - vci-supply: voltage supply for analog parts, see regulator/regulator.txt
18 - reset-gpios: a GPIO spec for the reset pin, see gpio/gpio.txt
23 - pixelclk-active: see display/panel/display-timing.txt
24 - de-active: see display/panel/display-timing.txt
25 - hsync-active: see display/panel/display-timing.txt
[all …]
Dpanel-common.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/panel-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Common Properties for Display Panels
10 - Thierry Reding <thierry.reding@gmail.com>
11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
15 display panels. It doesn't constitue a device tree binding specification by
24 width-mm:
29 height-mm:
[all …]
Ddisplay-timing.txt1 display-timing bindings
4 display-timings node
5 --------------------
8 - none
11 - native-mode: The native mode for the display, in case multiple modes are
14 timing subnode
15 --------------
18 - hactive, vactive: display resolution
19 - hfront-porch, hback-porch, hsync-len: horizontal display timing parameters
21 vfront-porch, vback-porch, vsync-len: vertical display timing parameters in
[all …]
Dpanel-dpi.txt5 - compatible: "panel-dpi"
8 - label: a symbolic name for the panel
9 - enable-gpios: panel enable gpio
10 - reset-gpios: GPIO to control the RESET pin
11 - vcc-supply: phandle of regulator that will be used to enable power to the display
12 - backlight: phandle of the backlight device
15 - "panel-timing" containing video timings
16 (Documentation/devicetree/bindings/display/panel/display-timing.txt)
17 - Video port for DPI input
20 -------
[all …]
Dsgd,gktw70sdae4se.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/sgd,gktw70sdae4se.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Solomon Goldentek Display GKTW70SDAE4SE 7" WVGA LVDS Display Panel
10 - Neil Armstrong <narmstrong@baylibre.com>
11 - Thierry Reding <thierry.reding@gmail.com>
14 - $ref: lvds.yaml#
19 - const: sgd,gktw70sdae4se
20 - {} # panel-lvds, but not listed here to avoid false select
[all …]
Dsamsung,s6e8aa0.txt4 - compatible: "samsung,s6e8aa0"
5 - reg: the virtual channel number of a DSI peripheral
6 - vdd3-supply: core voltage supply
7 - vci-supply: voltage supply for analog circuits
8 - reset-gpios: a GPIO spec for the reset pin
9 - display-timings: timings for the connected panel as described by [1]
12 - power-on-delay: delay after turning regulators on [ms]
13 - reset-delay: delay after reset sequence [ms]
14 - init-delay: delay after initialization sequence [ms]
15 - panel-width-mm: physical panel width [mm]
[all …]
Dsamsung,ld9040.txt4 - compatible: "samsung,ld9040"
5 - reg: address of the panel on SPI bus
6 - vdd3-supply: core voltage supply
7 - vci-supply: voltage supply for analog circuits
8 - reset-gpios: a GPIO spec for the reset pin
9 - display-timings: timings for the connected panel according to [1]
14 - power-on-delay: delay after turning regulators on [ms]
15 - reset-delay: delay after reset sequence [ms]
16 - panel-width-mm: physical panel width [mm]
17 - panel-height-mm: physical panel height [mm]
[all …]
Dmitsubishi,aa104xd12.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/mitsubishi,aa104xd12.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mitsubishi AA104XD12 10.4" XGA LVDS Display Panel
10 - Laurent Pinchart <laurent.pinchart@ideasonboard.com>
11 - Thierry Reding <thierry.reding@gmail.com>
14 - $ref: lvds.yaml#
19 - const: mitsubishi,aa104xd12
20 - {} # panel-lvds, but not listed here to avoid false select
[all …]
Dmitsubishi,aa121td01.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/mitsubishi,aa121td01.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Mitsubishi AA121TD01 12.1" WXGA LVDS Display Panel
10 - Laurent Pinchart <laurent.pinchart@ideasonboard.com>
11 - Thierry Reding <thierry.reding@gmail.com>
14 - $ref: lvds.yaml#
19 - const: mitsubishi,aa121td01
20 - {} # panel-lvds, but not listed here to avoid false select
[all …]
Dinnolux,ee101ia-01d.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/display/panel/innolux,ee101ia-01d.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Innolux Corporation 10.1" EE101IA-01D WXGA (1280x800) LVDS panel
10 - Heiko Stuebner <heiko.stuebner@bq.com>
11 - Thierry Reding <thierry.reding@gmail.com>
14 - $ref: lvds.yaml#
19 - const: innolux,ee101ia-01d
20 - {} # panel-lvds, but not listed here to avoid false select
[all …]
/Documentation/devicetree/bindings/display/exynos/
Dexynos7-decon.txt1 Device-Tree bindings for Samsung Exynos7 SoC display controller (DECON)
3 DECON (Display and Enhancement Controller) is the Display Controller for the
8 - compatible: value should be "samsung,exynos7-decon";
10 - reg: physical base address and length of the DECON registers set.
12 - interrupts: should contain a list of all DECON IP block interrupts in the
16 - interrupt-names: should contain the interrupt names: "fifo", "vsync",
20 - pinctrl-0: pin control group to be used for this controller.
22 - pinctrl-names: must contain a "default" entry.
24 - clocks: must include clock specifiers corresponding to entries in the
25 clock-names property.
[all …]
Dsamsung-fimd.txt1 Device-Tree bindings for Samsung SoC display controller (FIMD)
3 FIMD (Fully Interactive Mobile Display) is the Display Controller for the
8 - compatible: value should be one of the following
9 "samsung,s3c2443-fimd"; /* for S3C24XX SoCs */
10 "samsung,s3c6400-fimd"; /* for S3C64XX SoCs */
11 "samsung,s5pv210-fimd"; /* for S5PV210 SoC */
12 "samsung,exynos3250-fimd"; /* for Exynos3250/3472 SoCs */
13 "samsung,exynos4210-fimd"; /* for Exynos4 SoCs */
14 "samsung,exynos5250-fimd"; /* for Exynos5250 SoCs */
15 "samsung,exynos5420-fimd"; /* for Exynos5420/5422/5800 SoCs */
[all …]
/Documentation/gpu/
Dkomeda-kms.rst1 .. SPDX-License-Identifier: GPL-2.0
4 drm/komeda Arm display driver
7 The drm/komeda driver supports the Arm display processor D71 and later products,
11 Overview of D71 like display IPs
14 From D71, Arm display IP begins to adopt a flexible and modularized
15 architecture. A display pipeline is made up of multiple individual and
23 -----
30 ------
34 for layer scaling, or connected to compositor and scale the whole display
39 -------------------
[all …]
/Documentation/devicetree/bindings/display/tilcdc/
Dpanel.txt1 Device-Tree bindings for tilcdc DRM generic panel output driver
4 - compatible: value should be "ti,tilcdc,panel".
5 - panel-info: configuration info to configure LCDC correctly for the panel
6 - ac-bias: AC Bias Pin Frequency
7 - ac-bias-intrpt: AC Bias Pin Transitions per Interrupt
8 - dma-burst-sz: DMA burst size
9 - bpp: Bits per pixel
10 - fdd: FIFO DMA Request Delay
11 - sync-edge: Horizontal and Vertical Sync Edge: 0=rising 1=falling
12 - sync-ctrl: Horizontal and Vertical Sync: Control: 0=ignore
[all …]
/Documentation/fb/
Dmodedb.rst9 - one routine to probe for video modes, which can be used by all frame buffer
11 - one generic video mode database with a fair amount of standard videomodes
13 - the possibility to supply your own mode database for graphics hardware that
14 needs non-standard modes, like amifb and Mac frame buffer drivers (which
23 <xres>x<yres>[M][R][-<bpp>][@<refresh>][i][m][eDd]
24 <name>[-<bpp>][@<refresh>]
37 Sample usage: 1024x768M@60m - CVT timing with margins
41 'e' will force the display to be enabled, i.e. it will override the detection
42 if a display is connected. 'D' will force the display to be enabled and use
44 signals (e.g. HDMI and DVI-I). For other outputs it behaves like 'e'. If 'd'
[all …]
/Documentation/devicetree/bindings/powerpc/fsl/
Ddiu.txt1 * Freescale Display Interface Unit
7 - compatible : should be "fsl,diu" or "fsl,mpc5121-diu".
8 - reg : should contain at least address and length of the DIU register
10 - interrupts : one DIU interrupt should be described here.
13 - edid : verbatim EDID data block describing attached display.
14 Data from the detailed timing descriptor will be used to
15 program the display controller.
18 display@2c000 {
22 interrupt-parent = <&mpic>;
26 display@2100 {
[all …]
/Documentation/devicetree/bindings/display/
Dcirrus,clps711x-fb.txt4 - compatible: Shall contain "cirrus,ep7209-fb".
5 - reg : Physical base address and length of the controller's registers +
7 - clocks : phandle + clock specifier pair of the FB reference clock.
8 - display : phandle to a display node as described in
9 Documentation/devicetree/bindings/display/panel/display-timing.txt.
10 Additionally, the display node has to define properties:
11 - bits-per-pixel: Bits per pixel.
12 - ac-prescale : LCD AC bias frequency. This frequency is the required
14 - cmap-invert : Invert the color levels (Optional).
17 - lcd-supply: Regulator for LCD supply voltage.
[all …]
Dsm501fb.txt7 - compatible : should be "smi,sm501".
8 - reg : contain two entries:
9 - First entry: System Configuration register
10 - Second entry: IO space (Display Controller register)
11 - interrupts : SMI interrupt to the cpu should be described here.
14 - mode : select a video mode:
15 <xres>x<yres>[-<bpp>][@<refresh>]
16 - edid : verbatim EDID data block describing attached display.
17 Data from the detailed timing descriptor will be used to
18 program the display controller.
[all …]
Drepaper.txt1 Pervasive Displays RePaper branded e-ink displays
4 - compatible: "pervasive,e1144cs021" for 1.44" display
5 "pervasive,e1190cs021" for 1.9" display
6 "pervasive,e2200cs021" for 2.0" display
7 "pervasive,e2271cs021" for 2.7" display
9 - panel-on-gpios: Timing controller power control
10 - discharge-gpios: Discharge control
11 - reset-gpios: RESET pin
12 - busy-gpios: BUSY pin
15 - border-gpios: Border control
[all …]
Dwm,wm8505-fb.txt2 -----------------------------------------------------
5 - compatible : "wm,wm8505-fb"
6 - reg : Should contain 1 register ranges(address and length)
7 - bits-per-pixel : bit depth of framebuffer (16 or 32)
10 - display-timings: see display-timing.txt for information
15 compatible = "wm,wm8505-fb";
17 bits-per-pixel = <16>;
19 display-timings {
20 native-mode = <&timing0>;
22 clock-frequency = <0>; /* unused but required */
[all …]
Dvia,vt8500-fb.txt2 -----------------------------------------------------
5 - compatible : "via,vt8500-fb"
6 - reg : Should contain 1 register ranges(address and length)
7 - interrupts : framebuffer controller interrupt
8 - bits-per-pixel : bit depth of framebuffer (16 or 32)
11 - display-timings: see display-timing.txt for information
16 compatible = "via,vt8500-fb";
19 bits-per-pixel = <16>;
21 display-timings {
22 native-mode = <&timing0>;
[all …]
Dmxsfb.txt6 - compatible: Should be "fsl,imx23-lcdif" for i.MX23.
7 Should be "fsl,imx28-lcdif" for i.MX28.
8 Should be "fsl,imx6sx-lcdif" for i.MX6SX.
9 - reg: Address and length of the register set for LCDIF
10 - interrupts: Should contain LCDIF interrupt
11 - clocks: A list of phandle + clock-specifier pairs, one for each
12 entry in 'clock-names'.
13 - clock-names: A list of clock names. For MXSFB it should contain:
14 - "pix" for the LCDIF block clock
15 - (MX6SX-only) "axi", "disp_axi" for the bus interface clock
[all …]
Datmel,lcdc.txt2 -----------------------------------------------------
5 - compatible :
6 "atmel,at91sam9261-lcdc" ,
7 "atmel,at91sam9263-lcdc" ,
8 "atmel,at91sam9g10-lcdc" ,
9 "atmel,at91sam9g45-lcdc" ,
10 "atmel,at91sam9g45es-lcdc" ,
11 "atmel,at91sam9rl-lcdc" ,
12 "atmel,at32ap-lcdc"
13 - reg : Should contain 1 register ranges(address and length).
[all …]
/Documentation/devicetree/bindings/display/imx/
Dfsl,imx-fb.txt6 - compatible : "fsl,<chip>-fb", chip should be imx1 or imx21
7 - reg : Should contain 1 register ranges(address and length)
8 - interrupts : One interrupt of the fb dev
11 - display: Phandle to a display node as described in
12 Documentation/devicetree/bindings/display/panel/display-timing.txt
13 Additional, the display node has to define properties:
14 - bits-per-pixel: Bits per pixel
15 - fsl,pcr: LCDC PCR value
16 A display node may optionally define
17 - fsl,aus-mode: boolean to enable AUS mode (only for imx21)
[all …]
/Documentation/EDID/
Dedid.S18 Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
36 /* Provide defaults for the timing bits */
48 ((((v1-'@')&0x1f)<<10)+(((v2-'@')&0x1f)<<5)+((v3-'@')&0x1f))
74 /* Year of manufacture, less 1990. (1990-2245)
76 year: .byte YEAR-1990
82 Bits 6-1 Reserved, must be 0
86 Bits 6-5 Video white and sync levels, relative to blank
87 00=+0.7/-0.3 V; 01=+0.714/-0.286 V;
88 10=+1.0/-0.4 V; 11=+0.7/0 V
89 Bit 4 Blank-to-black setup (pedestal) expected
[all …]

12