Searched +full:drive +full:- +full:push +full:- +full:pull (Results 1 – 13 of 13) sorted by relevance
| /Documentation/devicetree/bindings/watchdog/ |
| D | aspeed-wdt.txt | 4 - compatible: must be one of: 5 - "aspeed,ast2400-wdt" 6 - "aspeed,ast2500-wdt" 7 - "aspeed,ast2600-wdt" 9 - reg: physical base address of the controller and length of memory mapped 14 - aspeed,reset-type = "cpu|soc|system|none" 16 Reset behavior - Whenever a timeout occurs the watchdog can be programmed 23 If 'aspeed,reset-type=' is not specfied the default is to enable system 28 - cpu: Reset CPU on watchdog timeout 30 - soc: Reset 'System on Chip' on watchdog timeout [all …]
|
| /Documentation/devicetree/bindings/pinctrl/ |
| D | qcom,pmic-gpio.txt | 6 - compatible: 10 "qcom,pm8005-gpio" 11 "qcom,pm8018-gpio" 12 "qcom,pm8038-gpio" 13 "qcom,pm8058-gpio" 14 "qcom,pm8916-gpio" 15 "qcom,pm8917-gpio" 16 "qcom,pm8921-gpio" 17 "qcom,pm8941-gpio" 18 "qcom,pm8994-gpio" [all …]
|
| D | pinctrl-sx150x.txt | 3 Please refer to pinctrl-bindings.txt, ../gpio/gpio.txt, and 4 ../interrupt-controller/interrupts.txt for generic information regarding 8 - compatible: should be one of : 19 - reg: The I2C slave address for this device. 21 - #gpio-cells: Should be 2. The first cell is the GPIO number and the 25 - gpio-controller: Marks the device as a GPIO controller. 28 - interrupts: Interrupt specifier for the controllers interrupt. 30 - interrupt-controller: Marks the device as a interrupt controller. 32 - semtech,probe-reset: Will trigger a reset of the GPIO expander on probe, 38 Required properties for pin configuration sub-nodes: [all …]
|
| D | pinctrl-stmfx.txt | 1 STMicroelectronics Multi-Function eXpander (STMFX) GPIO expander bindings 3 ST Multi-Function eXpander (STMFX) offers up to 24 GPIOs expansion. 7 - compatible: should be "st,stmfx-0300-pinctrl". 8 - #gpio-cells: should be <2>, the first cell is the GPIO number and the second 9 cell is the gpio flags in accordance with <dt-bindings/gpio/gpio.h>. 10 - gpio-controller: marks the device as a GPIO controller. 11 - #interrupt-cells: should be <2>, the first cell is the GPIO number and the 13 <dt-bindings/interrupt-controller/irq.h>. 14 - interrupt-controller: marks the device as an interrupt controller. 15 - gpio-ranges: specifies the mapping between gpio controller and pin [all …]
|
| D | cirrus,madera-pinctrl.txt | 19 Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt 22 - pinctrl-names : must be "default" 23 - pinctrl-0 : a phandle to the node containing the subnodes containing default 32 - groups : name of one pin group to configure. One of: 42 - function : name of function to assign to this group. One of: 45 io, dsp-gpio, irq1, irq2, 46 fll1-clk, fll1-lock, fll2-clk, fll2-lock, fll3-clk, fll3-lock, 47 fllao-clk, fllao-lock, 48 opclk, opclk-async, pwm1, pwm2, spdif, 49 asrc1-in1-lock, asrc1-in2-lock, asrc2-in1-lock, asrc2-in2-lock, [all …]
|
| D | st,stm32-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/pinctrl/st,stm32-pinctrl.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Alexandre TORGUE <alexandre.torgue@st.com> 17 on-chip controllers onto these pads. 22 - st,stm32f429-pinctrl 23 - st,stm32f469-pinctrl 24 - st,stm32f746-pinctrl 25 - st,stm32f769-pinctrl [all …]
|
| D | pinctrl-bindings.txt | 4 such as pull-up/down, tri-state, drive-strength etc are designated as pin 15 need to reconfigure pins at run-time, for example to tri-state pins when the 47 pinctrl-0: List of phandles, each pointing at a pin configuration 65 pinctrl-1: List of phandles, each pointing at a pin configuration 68 pinctrl-n: List of phandles, each pointing at a pin configuration 70 pinctrl-names: The list of names to assign states. List entry 0 defines the 78 pinctrl-names = "active", "idle"; 79 pinctrl-0 = <&state_0_node_a>; 80 pinctrl-1 = <&state_1_node_a &state_1_node_b>; 85 pinctrl-0 = <&state_0_node_a>; [all …]
|
| D | pinctrl-max77620.txt | 6 Please refer file <devicetree/bindings/pinctrl/pinctrl-bindings.txt> 11 -------------------------- 14 - pinctrl-names: A pinctrl state named per <pinctrl-bindings.txt>. 15 - pinctrl[0...n]: Properties to contain the phandle for pinctrl states per 16 <pinctrl-bindings.txt>. 19 sub-node have following properties: 22 ------------------ 23 - pins: List of pins. Valid values of pins properties are: 27 ------------------- 29 <pinctrl-bindings.txt>. Absence of properties will leave the configuration [all …]
|
| D | nuvoton,npcm7xx-pinctrl.txt | 3 The Nuvoton BMC NPCM7XX Pin Controller multi-function routed through 9 - #address-cells : should be 1. 10 - #size-cells : should be 1. 11 - compatible : "nuvoton,npcm750-pinctrl" for Poleg NPCM7XX. 12 - ranges : defines mapping ranges between pin controller node (parent) 19 Required GPIO Bank subnode-properties: 20 - reg : specifies physical base address and size of the GPIO 22 - gpio-controller : Marks the device node as a GPIO controller. 23 - #gpio-cells : Must be <2>. The first cell is the gpio pin number 25 - interrupts : contain the GPIO bank interrupt with flags for falling edge. [all …]
|
| /Documentation/devicetree/bindings/iio/imu/ |
| D | bmi160.txt | 1 Bosch BMI160 - Inertial Measurement Unit with Accelerometer, Gyroscope 4 https://www.bosch-sensortec.com/bst/products/all_products/bmi160 7 - compatible : should be "bosch,bmi160" 8 - reg : the I2C address or SPI chip select number of the sensor 9 - spi-max-frequency : set maximum clock frequency (only for SPI) 12 - interrupts : interrupt mapping for IRQ 13 - interrupt-names : set to "INT1" if INT1 pin should be used as interrupt 15 - drive-open-drain : set if the specified interrupt pin should be configured as 16 open drain. If not set, defaults to push-pull. 24 interrupt-parent = <&gpio4>; [all …]
|
| /Documentation/devicetree/bindings/sound/ |
| D | cs35l36.txt | 5 - compatible : "cirrus,cs35l36" 7 - reg : the I2C address of the device for I2C 9 - VA-supply, VP-supply : power supplies for the device, 13 - cirrus,boost-ctl-millivolt : Boost Voltage Value. Configures the boost 18 - cirrus,boost-peak-milliamp : Boost-converter peak current limit in mA. 24 - cirrus,boost-ind-nanohenry : Inductor estimation LBST reference value. 32 - cirrus,multi-amp-mode : Boolean to determine if there are more than 33 one amplifier in the system. If more than one it is best to Hi-Z the ASP 36 - cirrus,boost-ctl-select : Boost conerter control source selection. 39 0x00 - Control Port Value [all …]
|
| /Documentation/driver-api/gpio/ |
| D | driver.rst | 26 between 0 and n-1, n being the number of GPIOs managed by the chip. 29 example if a system uses a memory-mapped set of I/O-registers where 32 GPIO 30 lines are handled by one bit per line in a 32-bit register, it makes sense to 44 So for example one platform could use global numbers 32-159 for GPIOs, with a 46 global numbers 0..63 with one set of GPIO controllers, 64-79 with another type 47 of GPIO controller, and on one particular board 80-95 with an FPGA. The legacy 49 2000-2063 to identify GPIO lines in a bank of I2C GPIO expanders. 60 - methods to establish GPIO line direction 61 - methods used to access GPIO line values 62 - method to set electrical configuration for a given GPIO line [all …]
|
| /Documentation/driver-api/ |
| D | pinctl.rst | 9 - Enumerating and naming controllable pins 11 - Multiplexing of pins, pads, fingers (etc) see below for details 13 - Configuration of pins, pads, fingers (etc), such as software-controlled 14 biasing and driving mode specific pins, such as pull-up/down, open drain, 17 Top-level interface 22 - A pin controller is a piece of hardware, usually a set of registers, that 24 set drive strength, etc. for individual pins or groups of pins. 28 - PINS are equal to pads, fingers, balls or whatever packaging input or 32 be sparse - i.e. there may be gaps in the space with numbers where no 98 See for example arch/arm/mach-u300/Kconfig for an example. [all …]
|