Home
last modified time | relevance | path

Searched full:mask (Results 1 – 25 of 332) sorted by relevance

12345678910>>...14

/Documentation/devicetree/bindings/regulator/
Dti-abb-regulator.txt25 - ti,tranxdone-status-mask: Mask to the int-register to write-to-clear mask
36 RBB enable efuse Mask: (See Optional properties)
37 FBB enable efuse Mask: (See Optional properties)
38 Vset value efuse Mask: (See Optional properties)
50 - ti,ldovbb-vset-mask - Required if ldo-address is set, mask for LDO override
52 - ti,ldovbb-override-mask - Required if ldo-address is set, mask for LDO
58 RBB enable efuse Mask: Optional if 'efuse-address' register is defined.
60 + efuse maps to RBB mask. Set to 0 to ignore this.
61 FBB enable efuse Mask: Optional if 'efuse-address' register is defined.
63 + efuse maps to FBB mask (valid only if RBB mask does not match)
[all …]
/Documentation/devicetree/bindings/sound/
Dtdm-slot.txt8 dai-tdm-slot-tx-mask : Transmit direction slot mask, optional
9 dai-tdm-slot-rx-mask : Receive direction slot mask, optional
14 dai-tdm-slot-tx-mask = <0 1>;
15 dai-tdm-slot-rx-mask = <1 0>;
29 does not do anything, if either mask is set non zero value.
Damlogic,axg-sound-card.txt28 - dai-tdm-slot-rx-mask-{0,1,2,3}: Receive direction slot masks
29 - dai-tdm-slot-tx-mask-{0,1,2,3}: Transmit direction slot masks
30 When omitted, mask is assumed to have to no
32 least one these mask should be provided with
36 mask provided.
53 - dai-tdm-slot-tx-mask : Please refer to tdm-slot.txt.
54 - dai-tdm-slot-rx-mask : Please refer to tdm-slot.txt.
94 dai-tdm-slot-tx-mask-2 = <1 1>;
95 dai-tdm-slot-tx-mask-3 = <1 1>;
96 dai-tdm-slot-rx-mask-1 = <1 1>;
/Documentation/devicetree/bindings/leds/
Dregister-bit-led.txt18 - mask : bit mask for the bit controlling this LED in the register
38 mask = <0x01>;
46 mask = <0x02>;
54 mask = <0x04>;
62 mask = <0x08>;
69 mask = <0x10>;
76 mask = <0x20>;
83 mask = <0x40>;
90 mask = <0x80>;
/Documentation/devicetree/bindings/hwmon/
Dmax6697.txt30 - alert-mask
31 Alert bit mask. Alert disabled for bits set.
34 - over-temperature-mask
35 Over-temperature bit mask. Over-temperature reporting disabled for
44 specified as boolean, otherwise as per bit mask specified.
49 For MAX6581 only. Two values; first is bit mask, second is ideality
62 alert-mask = <0x72>;
63 over-temperature-mask = <0x7f>;
/Documentation/devicetree/bindings/power/reset/
Dsyscon-poweroff.txt6 with the value and mask defined in the poweroff node.
15 - mask: update only the register bits defined by the mask (32 bit)
18 If a node doesn't contain a value property but contains a mask property, the
19 mask property is used as the value.
29 mask = <0x7a>;
Dsyscon-reboot.txt6 with the value and mask defined in the reboot node.
15 - mask: update only the register bits defined by the mask (32 bit)
18 If a node doesn't contain a value property but contains a mask property, the
19 mask property is used as the value.
29 mask = <0x1>;
/Documentation/devicetree/bindings/interrupt-controller/
Darm,vic.txt21 - valid-mask : A one cell big bit mask of valid interrupt sources. Each bit
25 - valid-wakeup-mask : A one cell big bit mask of interrupt sources that can be
27 valid-mask property. A set bit means that this interrupt source can be
39 valid-mask = <0xffffff7f>;
40 valid-wakeup-mask = <0x0000ff7f>;
Darm,versatile-fpga-irq.txt15 - clear-mask: a u32 number representing the mask written to clear all IRQs
17 - valid-mask: a u32 number representing a bit mask determining which of
29 clear-mask = <0xffffffff>;
30 valid-mask = <0x003fffff>;
/Documentation/devicetree/bindings/mtd/
Ddavinci-nand.txt27 - ti,davinci-mask-ale: mask for ALE. Needed for executing address
33 - ti,davinci-mask-cle: mask for CLE. Needed for executing command
39 - ti,davinci-mask-chipsel: mask for chipselect address. Needed to mask
83 ti,davinci-mask-ale = <0>;
84 ti,davinci-mask-cle = <0>;
85 ti,davinci-mask-chipsel = <0>;
/Documentation/arm/samsung/
Dclksrc-change-registers.awk66 # read the header file and find the mask values that we will need
75 printf "MASK " line "\n" > "/dev/stderr"
89 mask=""
105 } else if (line ~ /\.mask/) {
106 mask = extract_value(line)
122 printf "mask '" mask "'\n" > "/dev/stderr"
128 generated = mask
135 printf "/* mask " mask " */\n"
149 printf ".shift = " dmask[mask,1] ", "
150 printf ".size = " dmask[mask,0] ", "
/Documentation/usb/
Dusbdevfs-drop-permissions.c19 void drop_privileges(int fd, uint32_t mask) in drop_privileges() argument
23 res = ioctl(fd, USBDEVFS_DROP_PRIVILEGES, &mask); in drop_privileges()
58 uint32_t mask, caps; in main() local
87 "[3] Narrow interface permission mask\n" in main()
101 printf("Insert new mask: "); in main()
102 scanf("%x", &mask); in main()
103 drop_privileges(fd, mask); in main()
/Documentation/devicetree/bindings/pinctrl/
Dpinctrl-single.txt15 - pinctrl-single,function-mask : mask of allowed pinmux function bits
24 more than one pin, for which "pinctrl-single,function-mask" property specifies
25 position mask of pin.
29 current and drive strength mask.
31 /* drive strength current, mask */
37 /* input, enabled pullup bits, disabled pullup bits, mask */
43 /* input, enabled pulldown bits, disabled pulldown bits, mask */
60 /* input schmitt value, mask */
66 /* input, enable bits, disable bits, mask */
73 /* low power mode value, mask */
[all …]
/Documentation/ABI/testing/
Dima_policy23 base: [[func=] [mask=] [fsmagic=] [fsuuid=] [uid=]
32 mask:= [[^]MAY_READ] [[^]MAY_WRITE] [[^]MAY_APPEND]
80 measure func=FILE_MMAP mask=MAY_EXEC
81 measure func=FILE_CHECK mask=MAY_READ uid=0
98 measure subj_user=system_u func=FILE_CHECK mask=MAY_READ
99 measure subj_role=system_r func=FILE_CHECK mask=MAY_READ
102 measure subj_user=_ func=FILE_CHECK mask=MAY_READ
Dconfigfs-usb-gadget-uac27 c_chmask - capture channel mask
10 p_chmask - playback channel mask
Dconfigfs-usb-gadget-uac17 c_chmask - capture channel mask
10 p_chmask - playback channel mask
/Documentation/media/uapi/rc/
Dlirc-set-transmitter-mask.rst24 .. c:function:: int ioctl( int fd, LIRC_SET_TRANSMITTER_MASK, __u32 *mask )
33 ``mask``
34 Mask with channels to enable tx. Channel 0 is the least significant bit.
41 :ref:`LIRC_CAN_SET_TRANSMITTER_MASK <LIRC-CAN-SET-TRANSMITTER-MASK>` is
48 When an invalid bit mask is given, i.e. a bit is set, even though the device
/Documentation/devicetree/bindings/clock/
Dkeystone-pll.txt47 - bit-shift : number of bits to shift the bit-mask
48 - bit-mask : arbitrary bitmask for programming the mux
60 bit-mask = <1>;
69 - bit-shift : number of bits to shift the bit-mask
70 - bit-mask : arbitrary bitmask for programming the divider
82 bit-mask = <8>;
/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
Dgpio.txt17 - fsl,cpm1-gpio-irq-mask : For banks having interrupt capability (like port C
21 one as described by the fsl,cpm1-gpio-irq-mask property. There should be as
22 many interrupts as number of ones in the mask property. The first interrupt in
23 the list corresponds to the most significant bit of the mask.
45 fsl,cpm1-gpio-irq-mask = <0x0fff>;
/Documentation/virt/kvm/devices/
Ds390_flic.txt91 __u8 mask;
100 mask or unmask the adapter, as specified in mask
145 __u8 simm; /* Single-Interruption-Mode mask */
146 __u8 nimm; /* No-Interruption-Mode mask *
149 simm contains Single-Interruption-Mode mask for all ISCs, nimm contains
150 No-Interruption-Mode mask for all ISCs. Each bit in simm and nimm corresponds
/Documentation/firmware-guide/acpi/
Ddebug.rst29 The "debug_layer" is a mask that selects components of interest, e.g., a
33 You can set the debug_layer mask at boot-time using the acpi.debug_layer
39 shows the supported mask values, currently these::
73 The "debug_level" is a mask that selects different types of messages, e.g.,
81 You can set the debug_level mask at boot-time using the acpi.debug_level
86 /sys/module/acpi/parameters/debug_level shows the supported mask values,
/Documentation/devicetree/bindings/bus/
Dbrcm,gisb-arb.txt17 - brcm,gisb-arb-master-mask: 32-bits wide bitmask used to specify which GISB
20 masters. Should match the number of bits set in brcm,gisb-master-mask and
31 brcm,gisb-arb-master-mask = <0x7>;
Dti-sysc.txt57 - ti,sysc-mask shall contain mask of supported register bits for the
72 - ti,syss-mask optional mask of reset done status bits as described in the
111 ti,sysc-mask = <(SYSC_OMAP2_ENAWAKEUP |
121 ti,syss-mask = <1>;
/Documentation/devicetree/bindings/powerpc/fsl/
Dmpic-msgr.txt25 - mpic-msgr-receive-mask: Specifies what registers in the containing block
26 are allowed to receive interrupts. The value is a bit mask where a set
53 mpic-msgr-receive-mask = <0x5>;
62 mpic-msgr-receive-mask = <0x5>;
/Documentation/devicetree/bindings/net/
Dmdio-mux-mmioreg.txt16 - mux-mask : integer, contains an eight-bit mask that specifies which
19 this mask.
42 mux-mask = <0x6>; // EMI2

12345678910>>...14