Home
last modified time | relevance | path

Searched full:pclk (Results 1 – 25 of 112) sorted by relevance

12345

/Documentation/devicetree/bindings/pwm/
Dpwm-zx.txt7 - clock-names: "pclk" for PCLK, "wclk" for WCLK to the PWM controller. The
8 PCLK is for register access, while WCLK is the reference clock for
20 clock-names = "pclk", "wclk";
/Documentation/devicetree/bindings/timer/
Damlogic,meson6-timer.txt8 - clocks : phandles to the pclk (system clock) and XTAL clocks
9 - clock-names : must contain "pclk" and "xtal"
21 clock-names = "xtal", "pclk";
Dfaraday,fttmr010.txt22 - clock-names : should be "EXTCLK" and "PCLK" for the external tick timer
35 clocks = <&extclk>, <&pclk>;
36 clock-names = "EXTCLK", "PCLK";
/Documentation/devicetree/bindings/rtc/
Dfaraday,ftrtc010.txt13 PCLK and EXTCLK clocks. Faraday calls the later CLK1HZ and
17 - clock-names: should name the clocks "PCLK" and "EXTCLK"
27 clock-names = "PCLK", "EXTCLK";
Ddw-apb.txt16 - clock-names : should contain "timer" and "pclk" entries, matching entries
21 If using the clock specifiers, the pclk clock is optional, as not all
31 clock-names = "timer", "pclk";
Dst,stm32-rtc.txt11 - "pclk": RTC APB interface clock.
14 - clock-names: must be "rtc_ck" and "pclk".
45 clock-names = "pclk", "rtc_ck";
58 clock-names = "pclk", "rtc_ck";
Dcdns,rtc.txt11 - pclk: APB registers clock
20 clock-names = "pclk", "ref_clk";
/Documentation/devicetree/bindings/sound/
Dzte,tdm.txt11 "pclk" for the pclk.
25 clock-names = "wclk", "pclk";
Dzte,zx-i2s.txt9 - clock-names: "wclk" for the wclk, "pclk" for the pclk to the I2S interface.
26 clock-names = "wclk", "pclk";
Drockchip,rk3328-codec.txt10 - clock-names: should be "pclk".
20 clock-names = "pclk";
Damlogic,axg-spdifout.txt9 * "pclk" : peripheral clock.
24 clock-names = "pclk", "mclk";
Dst,stm32-i2s.txt12 - clock-names: Must contain "i2sclk", "pclk", "x8k" and "x11k".
14 "pclk": clock which feeds the peripheral bus interface
41 clock-names = "pclk", "i2sclk", "x8k", "x11k";
Damlogic,axg-pdm.txt11 * "pclk" : peripheral clock.
28 clock-names = "pclk", "dclk", "sysclk";
Damlogic,axg-spdifin.txt10 * "pclk" : peripheral clock.
26 clock-names = "pclk", "refclk";
Damlogic,axg-tdm-formatters.txt14 * "pclk" : peripheral clock.
34 clock-names = "pclk", "sclk", "sclk_sel",
/Documentation/devicetree/bindings/serial/
Damlogic,meson-uart.yaml50 - description: the source of the baudrate generator, can be either the xtal or the pclk
55 - const: pclk
71 clocks = <&xtal>, <&pclk>, <&xtal>;
72 clock-names = "xtal", "pclk", "baud";
Dcdns,uart.txt11 - clock-names: Tuple to identify input clocks, must contain "uart_clk" and "pclk"
24 clock-names = "uart_clk", "pclk";
/Documentation/devicetree/bindings/display/bridge/
Dti,tfp410.txt21 pclk-sample and bus-width property and a remote-endpoint property as specified
23 - If pclk-sample is not defined, pclk-sample = 0 should be assumed for
52 pclk-sample = <1>;
/Documentation/devicetree/bindings/i3c/
Dcdns,i3c-master.txt7 - clocks: shall reference the pclk and sysclk
8 - clock-names: shall contain "pclk" and "sysclk"
32 clock-names = "pclk", "sysclk";
/Documentation/devicetree/bindings/net/
Dcortina,gemini-ethernet.txt34 - clocks: this should contain a handle to the PCLK clock for
36 - clock-names: must be "PCLK"
75 clock-names = "PCLK";
88 clock-names = "PCLK";
/Documentation/devicetree/bindings/watchdog/
Dst,stm32-iwdg.txt9 - clocks: Reference to the clock entry lsi. Additional pclk clock entry
13 "lsi", "pclk" for st,stm32mp1-iwdg
/Documentation/devicetree/bindings/i2c/
Di2c-synquacer.txt9 - clock-names : Must contain "pclk".
26 clock-names = "pclk";
/Documentation/devicetree/bindings/media/i2c/
Dmt9m111.txt18 - pclk-sample: For information see ../video-interfaces.txt. The value is set to
33 pclk-sample = <1>;
/Documentation/devicetree/bindings/usb/
Dfaraday,fotg210.txt15 - clock-names: should be "PCLK" for the IP block clock
32 clock-names = "PCLK";
/Documentation/devicetree/bindings/media/
Dallwinner,sun4i-a10-csi.yaml57 pclk-sample: true
65 - pclk-sample
101 pclk-sample = <1>; /* Rising */

12345