Home
last modified time | relevance | path

Searched full:queues (Results 1 – 25 of 117) sorted by relevance

12345

/Documentation/networking/
Dhinic.txt52 Asynchronous Event Queues(AEQs) - The event queues for receiving messages from
66 Completion Event Queues(CEQs) - The completion Event Queues that describe IO
69 Work Queues(WQ) - Contain the memory and operations for use by CMD queues and
74 Command Queues(CMDQ) - The queues for sending commands for IO management and is
79 Queue Pairs(QPs) - The HW Receive and Send queues for Receiving and Transmitting
101 Tx Queues - Logical Tx Queues that use the HW Send Queues for transmit.
105 Rx Queues - Logical Rx Queues that use the HW Receive Queues for receive.
109 hinic_dev - de/constructs the Logical Tx and Rx Queues.
Dscaling.rst27 Contemporary NICs support multiple receive and transmit descriptor queues
29 queues to distribute processing among CPUs. The NIC distributes packets by
47 Some advanced NICs allow steering packets to queues based on
57 module parameter for specifying the number of hardware queues to
60 for each CPU if the device supports enough queues, or otherwise at least
66 default mapping is to distribute the queues evenly in the table, but the
69 indirection table could be done to give different queues different
80 of queues to IRQs can be determined from /proc/interrupts. By default,
95 is to allocate as many queues as there are CPUs in the system (or the
97 is likely the one with the smallest number of receive queues where no
[all …]
Dmultiqueue.txt18 the subqueue memory, as well as netdev configuration of where the queues
21 The base driver will also need to manage the queues as it does the global
34 A new round-robin qdisc, sch_multiq also supports multiple hardware queues. The
36 bands and queues based on the value in skb->queue_mapping. Use this field in
43 On qdisc load, the number of bands is based on the number of queues on the
57 The qdisc will allocate the number of bands to equal the number of queues that
59 queues, the band mapping would look like:
Dtuntap.txt111 file descriptors (queues) to parallelize packets sending or receiving. The
113 queues, TUNSETIFF with the same device name must be called many times with
116 char *dev should be the name of the device, queues is the number of queues to
117 be created, fds is used to store and return the file descriptors (queues)
124 int tun_alloc_mq(char *dev, int queues, int *fds)
142 for (i = 0; i < queues; i++) {
/Documentation/ABI/testing/
Dsysfs-class-net-queues1 What: /sys/class/<iface>/queues/rx-<queue>/rps_cpus
11 What: /sys/class/<iface>/queues/rx-<queue>/rps_flow_cnt
19 What: /sys/class/<iface>/queues/tx-<queue>/tx_timeout
27 What: /sys/class/<iface>/queues/tx-<queue>/tx_maxrate
35 What: /sys/class/<iface>/queues/tx-<queue>/xps_cpus
45 What: /sys/class/<iface>/queues/tx-<queue>/xps_rxqs
56 What: /sys/class/<iface>/queues/tx-<queue>/byte_queue_limits/hold_time
65 What: /sys/class/<iface>/queues/tx-<queue>/byte_queue_limits/inflight
73 What: /sys/class/<iface>/queues/tx-<queue>/byte_queue_limits/limit
82 What: /sys/class/<iface>/queues/tx-<queue>/byte_queue_limits/limit_max
[all …]
/Documentation/devicetree/bindings/soc/ti/
Dkeystone-navigator-qmss.txt9 management of the packet queues. Packets are queued/de-queued by writing or
32 -- managed-queues : the actual queues managed by each queue manager
33 instance, specified as <"base queue #" "# of queues">.
51 - qpend : pool of qpend(interruptible) queues
52 - general-purpose : pool of general queues, primarily used
53 as free descriptor queues or the
54 transmit DMA queues.
55 - accumulator : pool of queues on PDSP accumulator channel
57 -- qrange : number of queues to use per queue range, specified as
58 <"base queue #" "# of queues">.
[all …]
/Documentation/devicetree/bindings/misc/
Dintel,ixp4xx-ahb-queue-manager.yaml14 The IXP4xx AHB Queue Manager maintains queues as circular buffers in
17 IXP4xx for accelerating queues, especially for networking. Clients pick
18 queues from the queue manager with foo-queue = <&qmgr N> where the
33 - description: Interrupt for queues 0-31
34 - description: Interrupt for queues 32-63
/Documentation/arm/keystone/
Dknav-qmss.rst15 management of the packet queues. Packets are queued/de-queued by writing or
24 knav qmss driver provides a set of APIs to drivers to open/close qmss queues,
25 allocate descriptor pools, map the descriptors, push/pop to queues etc. For
31 Accumulator QMSS queues using PDSP firmware
34 queue or multiple contiguous queues. drivers/soc/ti/knav_qmss_acc.c is the
37 1 or 32 queues per channel. More description on the firmware is available in
56 Use of accumulated queues requires the firmware image to be present in the
57 file system. The driver doesn't acc queues to the supported queue range if
/Documentation/devicetree/bindings/net/
Dfsl-fec.txt14 - fsl,num-tx-queues : The property is valid for enet-avb IP, which supports
15 hw multi queues. Should specify the tx queue number, otherwise set tx queue
17 - fsl,num-rx-queues : The property is valid for enet-avb IP, which supports
18 hw multi queues. Should specify the rx queue number, otherwise set rx queue
34 tx/rx queues 1 and 2. "int0" will be used for queue 0 and ENET_MII interrupts.
35 For imx6sx, "int0" handles all 3 queues and ENET_MII. "pps" is for the pulse
Dbrcm,systemport.txt10 interrupts, and the second cell should be for the transmit queues. An
21 - systemport,num-txq: number of HW transmit queues, an integer
22 - systemport,num-rxq: number of HW receive queues, an integer
Dsnps,dwmac.yaml141 Multiple RX Queues parameters. Phandle to a node that can
143 * snps,rx-queues-to-use, number of RX queues to be used in the
164 Multiple TX Queues parameters. Phandle to a node that can
166 * snps,tx-queues-to-use, number of TX queues to be used in the
365 mtl_rx_setup: rx-queues-config {
366 snps,rx-queues-to-use = <1>;
375 mtl_tx_setup: tx-queues-config {
376 snps,tx-queues-to-use = <2>;
/Documentation/networking/device_drivers/freescale/
Ddpaa.txt81 Tx FQs = transmission frame queues
137 confirmation frame queues. The driver is then responsible for freeing the
158 strict priority levels. Each traffic class contains NR_CPU TX queues. By
159 default, only one traffic class is enabled and the lowest priority Tx queues
176 Traffic coming on the DPAA Rx queues or on the DPAA Tx confirmation
177 queues is seen by the CPU as ingress traffic on a certain portal.
183 hardware frame queues using a hash on IP v4/v6 source and destination
187 queues are configured to put the received traffic into a pool channel
189 The default frame queues have the HOLDACTIVE option set, ensuring that
196 128 Rx frame queues that are configured to dedicated channels, in a
[all …]
/Documentation/devicetree/bindings/dma/
Dfsl-qdma.txt22 - fsl,dma-queues: Should contain number of queues supported.
28 based on queues
52 fsl,dma-queues = <2>;
/Documentation/devicetree/bindings/mfd/
Dfsl-imx25-tsadc.txt3 This device combines two general purpose conversion queues one used for general
15 conversion queues.
20 This device includes two conversion queues which can be added as subnodes.
/Documentation/networking/device_drivers/google/
Dgve.rst47 - Transmit and Receive Queues
89 The handler for the management irq simply queues the service task in
95 the queues associated with that interrupt.
98 and poll the queues.
100 Traffic Queues
102 gVNIC's queues are composed of a descriptor ring and a buffer and are
/Documentation/networking/device_drivers/intel/
Diavf.rst135 Application Device Queues (ADq)
137 Application Device Queues (ADq) allows you to dedicate one or more queues to a
158 Example: Sets up two tcs, tc0 and tc1, with 16 queues each and max tx rate set
164 queues 16@0 16@16 hw 1 mode channel shaper bw_rlimit min_rate 1Gbit 2Gbit
170 queues: for each tc, <num queues>@<offset> (e.g. queues 16@0 16@16 assigns
171 16 queues to tc0 at offset 0 and 16 queues to tc1 at offset 16. Max total
172 number of queues for all tcs is 64 or number of cores, whichever is lower.)
217 traffic will be duplicated and sent to all matching TC queues. The hardware
255 errors to stdout. Use a maximum of three queues to avoid this issue.
Di40e.rst127 - Directs receive packets according to their flows to different queues.
591 cores in the system and subsequently increase the number of queues available to
599 for file in `ls /sys/class/net/<ethX>/queues/tx-*/xps_cpus`;
606 3. Configure as many Rx/Tx queues in the VM as available. Do not rely on
657 Application Device Queues (ADq)
659 Application Device Queues (ADq) allows you to dedicate one or more queues to a
667 Example: Sets up two tcs, tc0 and tc1, with 16 queues each and max tx rate set
673 queues 16@0 16@16 hw 1 mode channel shaper bw_rlimit min_rate 1Gbit 2Gbit
679 queues: for each tc, <num queues>@<offset> (e.g. queues 16@0 16@16 assigns
680 16 queues to tc0 at offset 0 and 16 queues to tc1 at offset 16. Max total
[all …]
/Documentation/block/
Dbfq-iosched.rst213 achieve this goal is to give to the queues associated with these
216 sets of actions taken by BFQ to privilege these queues. In
221 - BFQ automatically deactivates idling for queues born in a burst of
222 queue creations. In fact, these queues are usually associated with
227 - As CFQ, BFQ merges queues performing interleaved I/O, i.e.,
233 merging, even for queues for which CFQ needs a different
238 - Queues are scheduled according to a variant of WF2Q+, named
256 the maximum budget (slice) assigned to queues. As a consequence,
271 - Let large budgets be eventually assigned to the queues
276 - Let small budgets be eventually assigned to the queues
[all …]
/Documentation/networking/device_drivers/ti/
Dcpsw.txt21 - TX queues must be rated starting from txq0 that has highest priority
23 - CBS shapers should be used with rated queues
25 potential incoming rate, thus, rate of all incoming tx queues has
139 // Add 4 tx queues, for interface Eth0, and 1 tx queue for Eth1
144 // Check if num of queues is set correctly:
159 // TX queues must be rated starting from 0, so set bws for tx0 and tx1
162 // Leave last 2 tx queues not rated.
163 $ echo 40 > /sys/class/net/eth0/queues/tx-0/tx_maxrate
164 $ echo 20 > /sys/class/net/eth0/queues/tx-1/tx_maxrate
167 // Check maximum rate of tx (cpdma) queues:
[all …]
/Documentation/networking/device_drivers/freescale/dpaa2/
Dethernet-driver.rst25 - queues, channels
32 hardware resources, like queues, do not have a corresponding MC object and
98 queues ---------------------- | | Buffer pool |
108 Frames are transmitted and received through hardware frame queues, which can be
110 enqueues TX frames on egress queues and after transmission is complete a TX
113 When frames are available on ingress queues, a data availability notification
115 queues in the same channel have available frames, only one notification is sent.
118 Each network interface can have multiple Rx, Tx and confirmation queues affined
/Documentation/devicetree/bindings/mailbox/
Dti,message-manager.txt5 configurable queues selectable at SoC(System on Chip) integration. The Message
6 manager is broken up into queues in different address regions that are called
/Documentation/devicetree/bindings/crypto/
Dhisilicon,hip07-sec.txt10 Region 1 has registers for functionality common to all queues.
11 Regions 2-18 have registers for the 16 individual queues which are isolated
/Documentation/networking/device_drivers/mellanox/
Dmlx5.rst173 real time information of its send queues status.
177 - Diagnose send queues status::
192 - RX queues initialization (population) timeout
193 RX queues descriptors population on ring initialization is done in
202 provides real time information of its receive queues status.
204 - Diagnose rx queues status, and corresponding completion queue::
/Documentation/networking/device_drivers/neterion/
Ds2io.txt58 f. Multi-FIFO/Ring. Supports up to 8 transmit queues and receive rings,
63 Number of transmit queues
74 Valid range: Total length of all queues should not exceed 8192
/Documentation/devicetree/bindings/scsi/
Dhisilicon-sas.txt19 - queue-count : number of delivery and completion queues in the controller
21 - interrupts : For v1 hw: Interrupts for phys, completion queues, and fatal
38 For v2 hw: Interrupts for phys, Sata, and completion queues;

12345