Home
last modified time | relevance | path

Searched full:r1 (Results 1 – 25 of 53) sorted by relevance

123

/Documentation/devicetree/bindings/pci/
Darm,juno-r1-pcie.txt1 * ARM Juno R1 PCIe interface
8 - compatible: "arm,juno-r1-pcie"
/Documentation/devicetree/bindings/regulator/
Dltc3676.txt18 values R1 and R2 of the feedback voltage divider in ohms.
22 0.4125 * (1 + R1/R2) V and 0.8 * (1 + R1/R2) V.
25 0.725 * (1 + R1/R2) V. The ldo3 regulator is fixed to 1.8 V. The ldo1 standby
Dltc3589.txt18 values R1 and R2 of the feedback voltage divider in ohms.
22 0.3625 * (1 + R1/R2) V and 0.75 * (1 + R1/R2) V. Regulators bb-out and ldo1
23 have a fixed 0.8 V reference and thus output 0.8 * (1 + R1/R2) V. The ldo3
/Documentation/networking/
Dfilter.txt628 * R1 - R5 - arguments from eBPF program to in-kernel function
674 place function arguments into R1 to R5 registers to satisfy calling
676 to in-kernel function. If R1 - R5 registers are mapped to CPU registers
683 After an in-kernel function call, R1 - R5 are reset to unreadable and R0 has
707 bpf_mov R2, R1
708 bpf_add R1, 1
717 already placed into R1 (e.g. on __bpf_prog_run() startup) and the programs
726 R1 - rdi
742 bpf_mov R6, R1 /* save ctx */
749 bpf_mov R1, R6 /* restore ctx for next call */
[all …]
/Documentation/arm/samsung/
Dbootloader-interface.rst47 0x20 exynos_cpu_resume (Exynos4210 r1.0) AFTR
48 0x24 0xfcba0d10 (Magic cookie, Exynos4210 r1.0) AFTR
60 0x0814 exynos4_secondary_startup (Exynos4210 r1.1) Secondary CPU boot
61 0x0818 0xfcba0d10 (Magic cookie, Exynos4210 r1.1) AFTR
62 0x081C exynos_cpu_resume (Exynos4210 r1.1) AFTR
/Documentation/virt/kvm/arm/
Dhyp-abi.txt23 r1/x1 = vectors
37 r1/x1 = restart address
/Documentation/hwmon/
Dltc4260.rst45 real voltage by multiplying the reported value with (R1+R2)/R2, where R1 is the
Dltc4261.rst45 real voltage by multiplying the reported value with (R1+R2)/R2, where R1 is the
Dltc2945.rst45 real voltage by multiplying the reported value with (R1+R2)/R2, where R1 is the
Dds1621.rst138 support, which is achieved via the R0 and R1 config register bits, where:
140 R0..R1
144 R0 R1
/Documentation/RCU/
Drcu_dereference.txt76 r1 = *q; /* BUGGY!!! */
225 int r1, r2;
230 r1 = p->b; /* Guaranteed to get 143. */
236 do_something_with(r1, r2);
239 You might be surprised that the outcome (r1 == 143 && r2 == 44) is possible,
241 a second time between the time reader() loaded into "r1" and the time
282 int r1, r2;
288 r1 = p->b; /* Guaranteed to get 143. */
295 do_something_with(r1, r2);
/Documentation/scsi/
DNinjaSCSI.txt20 card, and write ["WBT", "NinjaSCSI-3", "R1.0"] or some other string to
28 Jan 2 03:45:06 lindberg cardmgr[78]: product info: "WBT", "NinjaSCSI-3", "R1.0"
71 version "WBT", "NinjaSCSI-3", "R1.0"
/Documentation/devicetree/bindings/arm/
Darm-boards181 with the second iteration, Juno r1, mainly aimed at development of PCIe
182 based systems. Juno r1 also has support for AXI masters placed on the TLX
193 compatible = "arm,juno-r1"; /* For Juno r1 board */
Djuno,scpi.txt22 For Juno R0 and Juno R1 refer to [1] for the
/Documentation/leds/
Dleds-lp5523.rst22 - /sys/class/leds/R1 (name: 'R1')
/Documentation/devicetree/bindings/sound/
Drt5660.txt32 * DMIC R1
Drt5682.txt33 * DMIC R1
Drt5668.txt33 * DMIC R1
Drt5651.txt44 * DMIC R1
Drt5665.txt40 * DMIC R1
Drt5659.txt47 * DMIC R1
/Documentation/
Datomic_t.txt245 r1 = atomic_read(y);
256 (r0=1 /\ r1=0)
270 r1 = *y (0)
/Documentation/devicetree/bindings/pinctrl/
Dnuvoton,npcm7xx-pinctrl.txt150 iox2, ioxh, gspi, mmc, mmcwp, mmccd, mmcrst, mmc8, r1, r1err, r1md,
165 r1_pins: r1-pins {
166 groups = "r1";
167 function = "r1";
/Documentation/devicetree/bindings/arm/firmware/
Dsdei.txt16 {r1 - r3} => Parameters
/Documentation/translations/zh_CN/arm/
Dkernel_user_helpers.txt141 r1 = newval
235 r1 = 指向 newval

123