Searched +full:spi +full:- +full:rx +full:- +full:bus +full:- +full:width (Results 1 – 9 of 9) sorted by relevance
| /Documentation/devicetree/bindings/spi/ |
| D | spi-stm32-qspi.txt | 4 - compatible: should be "st,stm32f469-qspi"
5 - reg: the first contains the register location and length.
7 - reg-names: should contain the reg names "qspi" "qspi_mm"
8 - interrupts: should contain the interrupt for the device
9 - clocks: the phandle of the clock needed by the QSPI controller
10 - A pinctrl must be defined to set pins in mode of operation for QSPI transfer
13 - resets: must contain the phandle to the reset controller.
15 A spi flash (NOR/NAND) must be a child of spi node and could have some
16 properties. Also see jedec,spi-nor.txt.
19 - reg: chip-Select number (QSPI controller may connect 2 flashes)
[all …]
|
| D | allwinner,sun4i-a10-spi.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spi/allwinner,sun4i-a10-spi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Allwinner A10 SPI Controller Device Tree Bindings
10 - $ref: "spi-controller.yaml"
13 - Chen-Yu Tsai <wens@csie.org>
14 - Maxime Ripard <maxime.ripard@bootlin.com>
17 "#address-cells": true
18 "#size-cells": true
[all …]
|
| D | allwinner,sun6i-a31-spi.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spi/allwinner,sun6i-a31-spi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Allwinner A31 SPI Controller Device Tree Bindings
10 - $ref: "spi-controller.yaml"
13 - Chen-Yu Tsai <wens@csie.org>
14 - Maxime Ripard <maxime.ripard@bootlin.com>
17 "#address-cells": true
18 "#size-cells": true
[all …]
|
| D | spi-controller.yaml | 1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/spi/spi-controller.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: SPI Controller Generic Binding
10 - Mark Brown <broonie@kernel.org>
13 SPI busses can be described with a node for the SPI controller device
14 and a set of child nodes for each SPI slave on the bus. The system SPI
15 controller may be described for use in SPI master mode or in SPI slave mode,
20 pattern: "^spi(@.*|-[0-9a-f])*$"
[all …]
|
| D | qcom,spi-qcom-qspi.txt | 3 The QSPI controller allows SPI protocol communication in single, dual, or quad
7 - compatible: An SoC specific identifier followed by "qcom,qspi-v1", such as
8 "qcom,sdm845-qspi", "qcom,qspi-v1"
9 - reg: Should contain the base register location and length.
10 - interrupts: Interrupt number used by the controller.
11 - clocks: Should contain the core and AHB clock.
12 - clock-names: Should be "core" for core clock and "iface" for AHB clock.
14 SPI slave nodes must be children of the SPI master node and can contain
15 properties described in Documentation/devicetree/bindings/spi/spi-bus.txt
19 qspi: spi@88df000 {
[all …]
|
| D | spi-mxic.txt | 1 Macronix SPI controller Device Tree Bindings
2 --------------------------------------------
5 - compatible: should be "mxicy,mx25f0a-spi"
6 - #address-cells: should be 1
7 - #size-cells: should be 0
8 - reg: should contain 2 entries, one for the registers and one for the direct
10 - reg-names: should contain "regs" and "dirmap"
11 - interrupts: interrupt line connected to the SPI controller
12 - clock-names: should contain "ps_clk", "send_clk" and "send_dly_clk"
13 - clocks: should contain 3 entries for the "ps_clk", "send_clk" and
[all …]
|
| D | brcm,spi-bcm-qspi.txt | 1 Broadcom SPI controller
3 The Broadcom SPI controller is a SPI master found on various SOCs, including
4 BRCMSTB (BCM7XXX), Cygnus, NSP and NS2. The Broadcom Master SPI hw IP consits
6 MSPI : SPI master controller can read and write to a SPI slave device
7 BSPI : Broadcom SPI in combination with the MSPI hw IP provides acceleration
9 io with 3-byte and 4-byte addressing support.
14 use SPI protocol.
18 - #address-cells:
19 Must be <1>, as required by generic SPI binding.
21 - #size-cells:
[all …]
|
| /Documentation/devicetree/bindings/mtd/ |
| D | nxp-spifi.txt | 1 * NXP SPI Flash Interface (SPIFI)
3 NXP SPIFI is a specialized SPI interface for serial Flash devices.
4 It supports one Flash device with 1-, 2- and 4-bits width in SPI
10 - compatible : Should be "nxp,lpc1773-spifi"
11 - reg : the first contains the register location and length,
13 - reg-names: Should contain the reg names "spifi" and "flash"
14 - interrupts : Should contain the interrupt for the device
15 - clocks : The clocks needed by the SPIFI controller
16 - clock-names : Should contain the clock names "spifi" and "reg"
19 - resets : phandle + reset specifier
[all …]
|
| /Documentation/devicetree/bindings/dma/ |
| D | img-mdc-dma.txt | 1 * IMG Multi-threaded DMA Controller (MDC)
4 - compatible: Must be "img,pistachio-mdc-dma".
5 - reg: Must contain the base address and length of the MDC registers.
6 - interrupts: Must contain all the per-channel DMA interrupts.
7 - clocks: Must contain an entry for each entry in clock-names.
8 See ../clock/clock-bindings.txt for details.
9 - clock-names: Must include the following entries:
10 - sys: MDC system interface clock.
11 - img,cr-periph: Must contain a phandle to the peripheral control syscon
13 - img,max-burst-multiplier: Must be the maximum supported burst size multiplier.
[all …]
|