Searched full:xtal (Results 1 – 25 of 36) sorted by relevance
12
| /Documentation/devicetree/bindings/clock/ |
| D | armada3700-xtal-clock.txt | 1 * Xtal Clock bindings for Marvell Armada 37xx SoCs
3 Marvell Armada 37xx SoCs allow to determine the xtal clock frequencies by
12 "marvell,armada-3700-xtal-clock"
17 output names ("xtal")
24 xtalclk: xtal-clk {
25 compatible = "marvell,armada-3700-xtal-clock";
26 clock-output-names = "xtal";
|
| D | silabs,si5351.txt | 23 handles, shall be xtal reference clock or xtal and clkin for
24 si5351c only. Corresponding clock input names are "xtal" and
46 2 = xtal
78 /* connect xtal input to 25MHz reference */
80 clock-names = "xtal";
82 /* connect xtal input as source of pll0 and pll1 */
119 * - xtal as clock source of output divider
|
| D | amlogic,gxbb-clkc.txt | 17 * "xtal": the platform xtal
40 clocks = <&xtal>;
41 clock-names = "xtal";
|
| D | nxp,lpc3220-clk.txt | 11 "xtal_32k" and may have optional "xtal"
27 clocks = <&xtal_32k>, <&xtal>;
28 clock-names = "xtal_32k", "xtal";
|
| D | amlogic,gxbb-aoclkc.txt | 17 * "xtal" : the platform xtal
51 clocks = <&xtal>, <&clkc CLKID_CLK81>;
52 clock-names = "xtal", "mpeg-clk";
|
| D | lpc1850-cgu.txt | 33 order: xtal, 32khz, enet_rx_clk, enet_tx_clk, gp_clkin.
81 xtal: xtal {
120 clocks = <&xtal>, <&creg_clk 1>, <&enet_rx_clk>, <&enet_tx_clk>, <&gp_clkin>;
|
| D | silabs,si5341.txt | 21 The driver currently only supports XTAL input mode, and does not support any
36 corresponding to inputs. Use a fixed clock for the "xtal" input.
38 - clock-names: One of: "xtal", "in0", "in1", "in2"
46 example, to create 14GHz from a 48MHz xtal, use m-num=14000 and m-den=48. Only
102 clock-names = "xtal";
|
| D | pistachio-clock.txt | 13 - "xtal": External 52Mhz oscillator (required)
29 - clock-names: Must include "xtal" (see "External clocks") and
37 clocks = <&xtal>, <&cr_top EXT_CLK_AUDIO_IN>,
39 clock-names = "xtal", "audio_clk_in_gate", "enet_clk_in_gate";
|
| D | idt,versaclock5.txt | 20 5p49v6901: (required) either or both of XTAL or CLKIN
24 Xtal used) or CLKIN reference
|
| D | ti,cdce925.txt | 25 - xtal-load-pf: Crystal load-capacitor value to fine-tune performance on a
45 xtal-load-pf = <5>;
|
| D | samsung,s3c64xx-clock.txt | 31 - "fin_pll" - PLL input clock (xtal/extclk) - required,
32 - "xusbxti" - USB xtal - required,
|
| D | tango4-clock.txt | 20 clocks = <&xtal>;
|
| /Documentation/devicetree/bindings/timer/ |
| D | amlogic,meson6-timer.txt | 8 - clocks : phandles to the pclk (system clock) and XTAL clocks
9 - clock-names : must contain "pclk" and "xtal"
20 clocks = <&xtal>, <&clk81>;
21 clock-names = "xtal", "pclk";
|
| /Documentation/devicetree/bindings/serial/ |
| D | amlogic,meson-uart.yaml | 48 - description: external xtal clock identifier
50 - description: the source of the baudrate generator, can be either the xtal or the pclk
54 - const: xtal
71 clocks = <&xtal>, <&pclk>, <&xtal>;
72 clock-names = "xtal", "pclk", "baud";
|
| /Documentation/devicetree/bindings/net/ieee802154/ |
| D | at86rf230.txt | 15 - xtal-trim: u8 value for fine tuning the internal capacitance
16 arrays of xtal pins: 0 = +0 pF, 0xf = +4.5 pF
26 xtal-trim = /bits/ 8 <0x06>;
|
| /Documentation/devicetree/bindings/phy/ |
| D | amlogic,meson-g12a-usb2-phy.yaml | 26 - const: xtal
58 clocks = <&xtal>;
59 clock-names = "xtal";
|
| /Documentation/devicetree/bindings/net/wireless/ |
| D | ti,wlcore,spi.txt | 26 - clock-xtal : boolean, clock is generated from XTAL
42 clock-xtal;
|
| /Documentation/devicetree/bindings/sound/ |
| D | tscs42xx.txt | 11 - clock-names: Must one of the following "mclk1", "xtal", "mclk2"
20 clock-names = "xtal";
|
| D | cs43130.txt | 19 - cirrus,xtal-ibias:
60 cirrus,xtal-ibias = <2>;
|
| D | tscs454.txt | 9 - clock-names: Must one of the following "xtal", "mclk1", "mclk2"
|
| /Documentation/devicetree/bindings/display/bridge/ |
| D | sil-sii8620.txt | 10 - clocks, clock-names: specification and name of "xtal" clock
26 clock-names = "xtal";
|
| /Documentation/devicetree/bindings/pwm/ |
| D | pwm-meson.txt | 27 clocks = <&xtal>, <&xtal>;
|
| /Documentation/devicetree/bindings/iio/adc/ |
| D | amlogic,meson-saradc.txt | 18 - "clkin" for the reference clock (typically XTAL)
42 clocks = <&xtal>,
|
| /Documentation/devicetree/bindings/pinctrl/ |
| D | marvell,armada-37xx-pinctrl.txt | 8 xtal. Hence, this node is a represent as syscon allowing sharing the
168 Xtal Clock bindings for Marvell Armada 37xx SoCs
171 see Documentation/devicetree/bindings/clock/armada3700-xtal-clock.txt
|
| /Documentation/devicetree/bindings/media/ |
| D | tango-ir.txt | 20 clocks = <&xtal>;
|
12