Home
last modified time | relevance | path

Searched refs:R10000_LLSC_WAR (Results 1 – 21 of 21) sorted by relevance

/arch/mips/include/asm/mach-pmcs-msp71xx/
Dmsp_regops.h55 #ifndef R10000_LLSC_WAR
56 #define R10000_LLSC_WAR 0 macro
59 #if R10000_LLSC_WAR == 1
Dwar.h20 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/
Dbitops.h59 if (kernel_uses_llsc && R10000_LLSC_WAR) { in set_bit()
118 if (kernel_uses_llsc && R10000_LLSC_WAR) { in clear_bit()
188 if (kernel_uses_llsc && R10000_LLSC_WAR) { in change_bit()
240 if (kernel_uses_llsc && R10000_LLSC_WAR) { in test_and_set_bit()
297 if (kernel_uses_llsc && R10000_LLSC_WAR) { in test_and_set_bit_lock()
355 if (kernel_uses_llsc && R10000_LLSC_WAR) { in test_and_clear_bit()
433 if (kernel_uses_llsc && R10000_LLSC_WAR) { in test_and_change_bit()
Dwar.h212 #ifndef R10000_LLSC_WAR
213 #error Check setting of R10000_LLSC_WAR for your platform
Dfutex.h23 if (cpu_has_llsc && R10000_LLSC_WAR) { \
136 if (cpu_has_llsc && R10000_LLSC_WAR) { in futex_atomic_cmpxchg_inatomic()
Dlocal.h34 if (kernel_uses_llsc && R10000_LLSC_WAR) { in local_add_return()
81 if (kernel_uses_llsc && R10000_LLSC_WAR) { in local_sub_return()
Dcmpxchg.h21 #if R10000_LLSC_WAR
Datomic.h30 #if R10000_LLSC_WAR
/arch/mips/include/asm/mach-rc32434/
Dwar.h20 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/mach-generic/
Dwar.h20 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/mach-ip32/
Dwar.h20 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/mach-ip27/
Dwar.h20 #define R10000_LLSC_WAR 1 macro
/arch/mips/include/asm/mach-malta/
Dwar.h20 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/mach-tx49xx/
Dwar.h20 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/mach-ip28/
Dwar.h20 #define R10000_LLSC_WAR 1 macro
/arch/mips/include/asm/mach-rm/
Dwar.h24 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/mach-ip22/
Dwar.h24 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/mach-cavium-octeon/
Dwar.h21 #define R10000_LLSC_WAR 0 macro
/arch/mips/include/asm/mach-sibyte/
Dwar.h35 #define R10000_LLSC_WAR 0 macro
/arch/mips/kernel/
Dsyscall.c108 if (cpu_has_llsc && R10000_LLSC_WAR) { in mips_atomic_set()
/arch/mips/mm/
Dtlbex.c93 return R10000_LLSC_WAR; in r10000_llsc_war()