Home
last modified time | relevance | path

Searched refs:U (Results 1 – 25 of 232) sorted by relevance

12345678910

/arch/alpha/lib/
Dev6-csum_ipv6_magic.S65 inslh $18,7,$4 # U : 0000000000AABBCC
67 sll $19,8,$7 # U : U L U L : 0x00000000 00aabb00
71 zapnot $20,15,$20 # U : zero extend incoming csum
72 ldq_u $2,0($17) # L : U L U L : Latency: 3
74 extql $0,$6,$0 # U :
75 extqh $1,$6,$22 # U :
77 sll $19,24,$19 # U : U U L U : 0x000000aa bb000000
81 inswl $18,3,$18 # U : 000000CCDD000000
82 addl $19,$7,$19 # E : U L U L : <sign bits>bbaabb00
85 extql $1,$6,$1 # U :
[all …]
Dev6-copy_user.S52 beq $18, $zerolength # U .. .. .. : U L U L
55 ble $1, $onebyteloop # .. .. U .. : 1st branch : small amount of data
56 beq $3, $destaligned # .. U .. .. : 2nd (one cycle fetcher stall)
57 subq $3, 8, $3 # E .. .. .. : L U U L : trip counter
67 nop # E .. .. .. : U L U L
76 bne $3, $aligndest # U .. .. .. : U L U L
86 beq $1,$quadaligned # U .. .. .. : U L U L
97 extql $3,$17,$3 # .. U .. .. :
98 extqh $2,$17,$1 # U .. .. .. : U U L L
103 subq $0,8,$0 # E .. .. .. : U L L U
[all …]
Dev6-clear_user.S54 beq $0, $zerolength # U .. .. .. : U L U L
61 beq $4, $headalign # U .. .. .. : U L U L
68 beq $1, $onebyte # .. .. U .. : sub-word store?
69 mskql $5, $16, $5 # .. U .. .. : take care of misaligned head
70 addq $16, 8, $16 # E .. .. .. : L U U L
75 subq $0, 8, $0 # E .. .. .. : U L U L
89 blt $4, $trailquad # U .. .. .. : U L U L
101 beq $3, $bigalign # U .. .. .. : U L U L : Aligned 0mod64
107 nop # E .. .. .. : U L U L
112 blt $3, $alignmod64 # U .. .. .. : U L U L
[all …]
Dev6-memchr.S47 zap $18, 0x80, $5 # U : Bound length
48 beq $18, $not_found # U :
50 and $17, 0xff, $17 # E : L L U U : 00000000000000ch
52 insbl $17, 1, $2 # U : 000000000000ch00
55 lda $3, -1($31) # E : U L L U
57 sll $17, 16, $2 # U : 00000000chch0000
60 sll $17, 32, $2 # U : U L L U : chchchch00000000
63 extql $1, $16, $7 # U : $7 is upper bits
64 beq $4, $first_quad # U :
65 ldq_u $6, -1($5) # L : L U U L : eight or less bytes to search Latency=3
[all …]
Dev6-divide.S115 stq $2, 8($30) # L : L U L U
120 LONGIFY(divisor) # E : U L L U
125 DIV_ONLY(stq tmp2,32($30)) # L : L U U L
147 bne compare,1b # U : U L U L
152 blt divisor, 2f # U : U L U L
157 bne compare,1b # U : U L U L
171 srl mask,1,mask # U :
178 srl divisor,1,divisor # U :
179 nop # E : L U L U
184 bne mask,2b # U : U L U L
[all …]
Dev6-memset.S54 insbl $17,1,$2 # U : 000000000000ch00
56 ble $18,end_b # U : zero length requested?
60 insbl $1,2,$3 # U : 0000000000ch0000
61 insbl $1,3,$4 # U : 00000000ch000000
64 inswl $17,4,$5 # U : 0000chch00000000
66 inswl $17,6,$2 # U : chch000000000000
74 beq $1,within_quad_b # U :
76 beq $3,aligned_b # U : target is 0mod8
83 insql $17,$16,$2 # U : Insert new bytes
87 mskql $4,$16,$4 # U : clear relevant parts of the quad
[all …]
Dev6-stxcpy.S59 mskqh t2, a1, t2 # U : detection in the src word (stall)
60 mskqh t1, a1, t3 # U :
63 mskql t0, a1, t0 # U : assemble the first output word
66 bne t8, $a_eos # U : (stall)
82 beq t8, $a_loop # U : (stall for t8)
94 bne t6, 1f # U : (stall)
100 zapnot t1, t6, t1 # U : clear src bytes >= null (stall)
126 bne t0, $unaligned # U : (stall)
132 beq t0, stxcpy_aligned # U : ... if we wont need it (stall)
157 extql t1, a1, t1 # U : (stall on a1)
[all …]
Dev6-stxncpy.S67 mskqh t2, a1, t2 # U : detection in the src word (stall)
68 mskqh t1, a1, t3 # U :
71 mskql t0, a1, t0 # U : assemble the first output word
74 beq a2, $a_eoc # U :
76 bne t8, $a_eos # U :
98 beq a2, $a_eoc # U :
100 beq t8, $a_loop # U :
118 bne t6, 1f # U : (stall)
125 zapnot t0, t8, t0 # U : clear src bytes > null (stall)
161 srl a2, 3, a2 # U : a2 = loop counter = (count - 1)/8 (stall)
[all …]
Dev67-strncat.S35 beq $18, $zerocount # U :
40 insqh $2, $0, $2 # U :
48 bne $2, $found # U :
53 beq $2, $loop # U :
62 zapnot $1, $27, $2 # U : was last byte a null?
64 bne $2, 0f # U :
69 bne $2, 2f # U :
73 bne $3, 1f # U :
78 2: zap $1, $24, $1 # U :
Dev6-memcpy.S35 ble $18, $nomoredata # U : done with the copy?
39 bne $1, $misaligned # U : Nope - gotta do this the slow way
42 beq $1, $both_0mod8 # U : Yes
58 ble $18, $nomoredata # U : done with the copy?
59 bne $1, $head_align # U :
63 bne $1, $no_unroll # U :
65 beq $1, $do_unroll # U : no single quads to fiddle
76 bne $1, $single_head_quad # U : still not fully aligned
81 bne $1, $tail_quads # U : Nope
141 blt $18, $less_than_8 # U : Nope
[all …]
Dev67-strlen.S31 insqh $2, $16, $2 # U :
37 bne $2, $found # U :
42 beq $2, $loop # U :
/arch/parisc/kernel/
Dcompat_audit.c6 ~0U
11 ~0U
16 ~0U
21 ~0U
26 ~0U
Daudit.c9 ~0U
14 ~0U
19 ~0U
24 ~0U
29 ~0U
/arch/x86/ia32/
Daudit.c6 ~0U
11 ~0U
16 ~0U
21 ~0U
26 ~0U
/arch/sparc/kernel/
Dcompat_audit.c8 ~0U
13 ~0U
18 ~0U
23 ~0U
28 ~0U
Daudit.c11 ~0U
16 ~0U
21 ~0U
26 ~0U
31 ~0U
/arch/s390/kernel/
Dcompat_audit.c8 ~0U
13 ~0U
18 ~0U
23 ~0U
28 ~0U
Daudit.c10 ~0U
15 ~0U
20 ~0U
25 ~0U
30 ~0U
/arch/powerpc/kernel/
Dcompat_audit.c7 ~0U
12 ~0U
17 ~0U
22 ~0U
27 ~0U
Daudit.c9 ~0U
14 ~0U
19 ~0U
24 ~0U
29 ~0U
/arch/ia64/kernel/
Daudit.c9 ~0U
14 ~0U
19 ~0U
24 ~0U
29 ~0U
/arch/alpha/kernel/
Daudit.c8 ~0U
13 ~0U
18 ~0U
23 ~0U
28 ~0U
/arch/m68k/fpsp040/
Dslogn.S346 |--NOTE THAT U = (Y-F)/F IS VERY SMALL AND THUS APPROXIMATING
347 |--LOG(1+U) CAN BE VERY EFFICIENT.
381 fmulx (%a0),%fp0 | ...FP0 IS U = (Y-F)/F
384 fmulx %fp2,%fp2 | ...FP2 IS V=U*U
387 |--LOG(1+U) IS APPROXIMATED BY
388 |--U + V*(A1+U*(A2+U*(A3+U*(A4+U*(A5+U*A6))))) WHICH IS
389 |--[U + V*(A1+V*(A3+V*A5))] + [U*V*(A2+V*(A4+V*A6))]
410 fmulx %fp0,%fp1 | ...U*V*(A2+V*(A4+V*A6))
411 faddx %fp2,%fp0 | ...U+V*(A1+V*(A3+V*A5)), FP2 RELEASED
413 faddx (%a0),%fp1 | ...LOG(F)+U*V*(A2+V*(A4+V*A6))
[all …]
/arch/x86/kernel/
Daudit_64.c9 ~0U
14 ~0U
19 ~0U
24 ~0U
29 ~0U
/arch/arm/mm/
Dtlb-v7.S47 ALT_SMP(mcr p15, 0, r0, c8, c3, 3) @ TLB invalidate U MVA all ASID (shareable)
49 ALT_SMP(mcr p15, 0, r0, c8, c3, 1) @ TLB invalidate U MVA (shareable)
51 ALT_UP(mcr p15, 0, r0, c8, c7, 1) @ TLB invalidate U MVA
76 ALT_SMP(mcr p15, 0, r0, c8, c3, 3) @ TLB invalidate U MVA all ASID (shareable)
78 ALT_SMP(mcr p15, 0, r0, c8, c3, 1) @ TLB invalidate U MVA (shareable)
80 ALT_UP(mcr p15, 0, r0, c8, c7, 1) @ TLB invalidate U MVA

12345678910