Searched refs:clobbers (Results 1 – 13 of 13) sorted by relevance
/arch/x86/include/asm/ |
D | rmwcc.h | 18 #define __GEN_RMWcc(fullop, _var, cc, clobbers, ...) \ argument 23 : clobbers : cc_label); \ 34 #define __GEN_RMWcc(fullop, _var, cc, clobbers, ...) \ argument 39 : __VA_ARGS__ : clobbers); \ 62 #define GEN_UNARY_SUFFIXED_RMWcc(op, suffix, var, cc, clobbers...) \ argument 64 __CLOBBERS_MEM(clobbers)) 66 #define GEN_BINARY_SUFFIXED_RMWcc(op, suffix, var, cc, vcon, _val, clobbers...)\ argument 68 __CLOBBERS_MEM(clobbers), [val] vcon (_val))
|
D | paravirt.h | 865 #define DISABLE_INTERRUPTS(clobbers) \ argument 867 PV_SAVE_REGS(clobbers | CLBR_CALLEE_SAVE); \ 870 PV_RESTORE_REGS(clobbers | CLBR_CALLEE_SAVE);) 872 #define ENABLE_INTERRUPTS(clobbers) \ argument 874 PV_SAVE_REGS(clobbers | CLBR_CALLEE_SAVE); \ 877 PV_RESTORE_REGS(clobbers | CLBR_CALLEE_SAVE);) 908 #define SAVE_FLAGS(clobbers) \ argument 910 PV_SAVE_REGS(clobbers | CLBR_CALLEE_SAVE); \ 913 PV_RESTORE_REGS(clobbers | CLBR_CALLEE_SAVE);)
|
/arch/mips/kernel/ |
D | r2300_fpu.S | 43 fpu_save_single a0, t1 # clobbers t1 51 fpu_restore_single a0, t1 # clobbers t1
|
D | r4k_fpu.S | 47 fpu_save_double a0 t0 t1 # clobbers t1 59 fpu_restore_double a0 t0 t1 # clobbers t1
|
/arch/x86/entry/ |
D | entry_32.S | 67 # define preempt_stop(clobbers) DISABLE_INTERRUPTS(clobbers); TRACE_IRQS_OFF argument 69 # define preempt_stop(clobbers) argument
|
/arch/arc/include/asm/ |
D | entry-arcv2.h | 224 ; _SOFT clobbers r10 restored by _HARD hence the order
|
/arch/arc/kernel/ |
D | entry.S | 316 SAVE_CALLEE_SAVED_USER ; clobbers r12
|
/arch/x86/crypto/ |
D | sha256-avx2-asm.S | 98 e = %edx # clobbers NUM_BLKS 99 y3 = %esi # clobbers INP
|
D | sha512-avx2-asm.S | 85 TBL = %rdi # clobbers CTX1 95 T1 = %r12 # clobbers CTX2
|
D | sha256-ssse3-asm.S | 94 SRND = %rsi # clobbers INP
|
D | sha256-avx-asm.S | 102 SRND = %rsi # clobbers INP
|
D | aesni-intel_asm.S | 199 # clobbers r12, and tmp xmm registers. 598 # clobbers r10-11, xmm14
|
/arch/sparc/lib/ |
D | M7memcpy.S | 544 mov %g1, %o3 ! save %g1 as VISEntryHalf clobbers it
|