Home
last modified time | relevance | path

Searched refs:csr_out32 (Results 1 – 3 of 3) sorted by relevance

/arch/mips/sibyte/common/
Dbus_watcher.c161 csr_out32(M_SCD_TRACE_CFG_FREEZE, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bw_int()
162 csr_out32(M_SCD_TRACE_CFG_START_READ, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bw_int()
168 csr_out32(M_SCD_TRACE_CFG_RESET, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bw_int()
169 csr_out32(M_SCD_TRACE_CFG_START, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bw_int()
181 csr_out32(0, IOADDR(A_BUS_L2_ERRORS)); in sibyte_bw_int()
187 csr_out32(0, IOADDR(A_BUS_MEM_IO_ERRORS)); in sibyte_bw_int()
218 csr_out32((M_SCD_TRSEQ_ASAMPLE | M_SCD_TRSEQ_DSAMPLE | in sibyte_bus_watcher()
221 csr_out32(M_SCD_TRACE_CFG_RESET, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bus_watcher()
222 csr_out32(M_SCD_TRACE_CFG_START, IOADDR(A_SCD_TRACE_CFG)); in sibyte_bus_watcher()
/arch/mips/mm/
Dcerr-sb1.c172 csr_out32(M_SCD_TRACE_CFG_FREEZE, IOADDR(A_SCD_TRACE_CFG)); in sb1_cache_error()
/arch/mips/include/asm/
Dio.h645 #define csr_out32(v, a) (*(volatile u32 *)((unsigned long)(a) + __CSR_32_ADJUST) = (v)) macro