| /arch/mips/pci/ |
| D | fixup-cobalt.c | 56 unsigned char lt; in qube_raq_via_bmIDE_fixup() local
67 pci_read_config_byte(dev, PCI_LATENCY_TIMER, <); in qube_raq_via_bmIDE_fixup()
68 if (lt < 64) in qube_raq_via_bmIDE_fixup()
|
| /arch/arm64/lib/ |
| D | memset.S | 97 b.lt 2f
148 b.lt .Lnot_short /*count is at least 128 bytes*/
168 b.lt .Lnot_short /* Not enough to reach alignment. */
180 b.lt .Lnot_short
|
| D | crc32.S | 16 b.lt 8f // less than 16 bytes
|
| D | copy_template.S | 89 b.lt 2f
|
| D | memmove.S | 103 b.lt 2f
|
| /arch/ia64/lib/ |
| D | clear_page.S | 59 cmp.lt p8,p0=dst_fetch, dst_last
67 cmp.lt p8,p0=dst_fetch, dst_last
|
| D | memcpy_mck.S | 119 cmp.lt p6,p0=2*PREFETCH_DIST,cnt
120 cmp.lt p7,p8=1,cnt
292 cmp.lt p6,p7=blocksize,in2
302 cmp.lt p7,p8=1,r21
630 cmp.lt p8,p0=A,r0
|
| D | clear_user.S | 69 cmp.lt p6,p0=16,len // if len > 16 then long memset
|
| D | memset.S | 186 cmp.lt p_scr, p0 = ptr9, ptr1 // do we need more prefetching?
240 cmp.lt p_scr, p0 = ptr9, ptr1 // do we need more prefetching?
|
| D | do_csum.S | 134 cmp.lt p0,p6=r0,len // check for zero length or negative (32bit len)
|
| /arch/mips/include/asm/ |
| D | cpu-features.h | 63 #define __isa_range(ge, lt) \ argument
64 ((MIPS_ISA_REV >= (ge)) && (MIPS_ISA_REV < (lt)))
65 #define __isa_range_or_flag(ge, lt, flag) \ argument
66 (__isa_range(ge, lt) || ((MIPS_ISA_REV < (lt)) && __isa(flag)))
|
| /arch/arm/lib/ |
| D | clear_user.S | 32 strusr r2, r0, 1, lt
|
| /arch/powerpc/lib/ |
| D | Makefile | 34 ifeq ($(call ld-ifversion, -lt, 225000000, y),y)
|
| /arch/mips/kernel/ |
| D | ptrace.c | 165 unsigned long lt[NUM_WATCH_REGS]; in ptrace_set_watch_regs() local
174 __get_user(lt[i], &addr->WATCH_STYLE.watchlo[i]); in ptrace_set_watch_regs()
176 if (lt[i] & __UA_LIMIT) in ptrace_set_watch_regs()
180 if (lt[i] & 0xffffffff80000000UL) in ptrace_set_watch_regs()
183 if (lt[i] & __UA_LIMIT) in ptrace_set_watch_regs()
193 if (lt[i] & MIPS_WATCHLO_IRW) in ptrace_set_watch_regs()
195 child->thread.watch.mips3264.watchlo[i] = lt[i]; in ptrace_set_watch_regs()
|
| /arch/arm/mm/ |
| D | cache-v7m.S | 64 .irp c,,eq,ne,cs,cc,mi,pl,vs,vc,hi,ls,ge,lt,gt,le,hs,lo
73 .irp c,,eq,ne,cs,cc,mi,pl,vs,vc,hi,ls,ge,lt,gt,le,hs,lo
|
| /arch/arm64/crypto/ |
| D | crct10dif-ce-core.S | 270 b.lt .Lless_than_256_bytes_\@
320 b.lt .Lfold_128_bytes_loop_done_\@
365 b.lt .Lfold_16_bytes_loop_done_\@
|
| D | chacha-neon-core.S | 664 ccmp x3, xzr, #4, lt
678 ccmp x3, xzr, #4, lt
692 ccmp x3, xzr, #4, lt
|
| /arch/arm/include/asm/ |
| D | assembler.h | 192 .irp c,,eq,ne,cs,cc,mi,pl,vs,vc,hi,ls,ge,lt,gt,le,hs,lo
522 .irp c,,eq,ne,cs,cc,mi,pl,vs,vc,hi,ls,ge,lt,gt,le,hs,lo
|
| /arch/arm64/kernel/ |
| D | head.S | 566 b.lt 4f // Skip if no PMU present
570 csel x3, xzr, x0, lt // all PMU counters from EL1
|
| /arch/powerpc/crypto/ |
| D | aes-spe-modes.S | 361 bt lt,ppc_decrypt_cbc_end
423 bt lt,ppc_crypt_ctr_partial
|
| /arch/mips/vdso/ |
| D | Makefile | 61 ifeq ($(call ld-ifversion, -lt, 225000000, y),y)
|
| /arch/mips/include/asm/octeon/ |
| D | cvmx-pciercx-defs.h | 186 __BITFIELD_FIELD(uint32_t lt:1,
|
| /arch/ia64/kernel/ |
| D | gate.S | 271 cmp.lt p7,p0=r14,r0 // p7 <- (r14 < 0)?
|
| D | entry.S | 483 cmp.lt p6,p0=r8,r0 // check tracehook
518 cmp.lt p6,p0=r8,r0 // syscall failed?
1038 cmp.lt pRecurse,p0=Nregs*8,in0 // if more than Nregs regs left to clear, (re)curse
1065 cmp.lt pRecurse,p0=Nregs*8,in0 // if more than Nregs regs left to clear, (re)curse
|
| /arch/arm64/include/asm/ |
| D | assembler.h | 441 b.lt 9000f
|