Home
last modified time | relevance | path

Searched refs:x4 (Results 1 – 25 of 450) sorted by relevance

12345678910>>...18

/arch/x86/crypto/
Dserpent-sse2-x86_64-asm_64.S41 #define S0_1(x0, x1, x2, x3, x4) \ argument
42 movdqa x3, x4; \
44 pxor x4, x0; \
45 pxor x2, x4; \
46 pxor RNOT, x4; \
49 pxor x4, x1; \
51 #define S0_2(x0, x1, x2, x3, x4) \ argument
53 por x0, x4; \
58 pxor x4, x2; \
61 #define S1_1(x0, x1, x2, x3, x4) \ argument
[all …]
Dserpent-sse2-i586-asm_32.S42 #define K(x0, x1, x2, x3, x4, i) \ argument
43 get_key(i, 0, x4); \
46 pxor x4, x0; \
49 get_key(i, 3, x4); \
50 pxor x4, x3;
52 #define LK(x0, x1, x2, x3, x4, i) \ argument
53 movdqa x0, x4; \
55 psrld $(32 - 13), x4; \
56 por x4, x0; \
58 movdqa x2, x4; \
[all …]
Dserpent-avx2-asm_64.S61 #define S0_1(x0, x1, x2, x3, x4) \ argument
64 vpxor x2, x3, x4; \
65 vpxor RNOT, x4, x4; \
68 vpxor x4, x1, x1; \
70 #define S0_2(x0, x1, x2, x3, x4) \ argument
72 vpor x0, x4, x4; \
77 vpxor x4, x2, x2; \
80 #define S1_1(x0, x1, x2, x3, x4) \ argument
84 vpand tp, x1, x4; \
89 #define S1_2(x0, x1, x2, x3, x4) \ argument
[all …]
Dserpent-avx-x86_64-asm_64.S55 #define S0_1(x0, x1, x2, x3, x4) \ argument
58 vpxor x2, x3, x4; \
59 vpxor RNOT, x4, x4; \
62 vpxor x4, x1, x1; \
64 #define S0_2(x0, x1, x2, x3, x4) \ argument
66 vpor x0, x4, x4; \
71 vpxor x4, x2, x2; \
74 #define S1_1(x0, x1, x2, x3, x4) \ argument
78 vpand tp, x1, x4; \
83 #define S1_2(x0, x1, x2, x3, x4) \ argument
[all …]
Dglue_helper-asm-avx.S8 #define load_8way(src, x0, x1, x2, x3, x4, x5, x6, x7) \ argument
13 vmovdqu (4*16)(src), x4; \
18 #define store_8way(dst, x0, x1, x2, x3, x4, x5, x6, x7) \ argument
23 vmovdqu x4, (4*16)(dst); \
28 #define store_cbc_8way(src, dst, x0, x1, x2, x3, x4, x5, x6, x7) \ argument
32 vpxor (3*16)(src), x4, x4; \
36 store_8way(dst, x0, x1, x2, x3, x4, x5, x6, x7);
44 #define load_ctr_8way(iv, bswap, x0, x1, x2, x3, x4, x5, x6, x7, t0, t1, t2) \ argument
61 vpshufb t1, x7, x4; \
72 #define store_ctr_8way(src, dst, x0, x1, x2, x3, x4, x5, x6, x7) \ argument
[all …]
Dglue_helper-asm-avx2.S8 #define load_16way(src, x0, x1, x2, x3, x4, x5, x6, x7) \ argument
13 vmovdqu (4*32)(src), x4; \
18 #define store_16way(dst, x0, x1, x2, x3, x4, x5, x6, x7) \ argument
23 vmovdqu x4, (4*32)(dst); \
28 #define store_cbc_16way(src, dst, x0, x1, x2, x3, x4, x5, x6, x7, t0) \ argument
35 vpxor (3*32+16)(src), x4, x4; \
39 store_16way(dst, x0, x1, x2, x3, x4, x5, x6, x7);
55 #define load_ctr_16way(iv, bswap, x0, x1, x2, x3, x4, x5, x6, x7, t0, t0x, t1, \ argument
77 vpshufb t1, t2, x4; \
88 #define store_ctr_16way(src, dst, x0, x1, x2, x3, x4, x5, x6, x7) \ argument
[all …]
/arch/arm/boot/dts/
Dimx53-kp-ddc.dts108 MX53_PAD_EIM_A16__IPU_DI1_DISP_CLK 0x4
109 MX53_PAD_EIM_DA10__IPU_DI1_PIN15 0x4
110 MX53_PAD_EIM_DA9__IPU_DISP1_DAT_0 0x4
111 MX53_PAD_EIM_DA8__IPU_DISP1_DAT_1 0x4
112 MX53_PAD_EIM_DA7__IPU_DISP1_DAT_2 0x4
113 MX53_PAD_EIM_DA6__IPU_DISP1_DAT_3 0x4
114 MX53_PAD_EIM_DA5__IPU_DISP1_DAT_4 0x4
115 MX53_PAD_EIM_DA4__IPU_DISP1_DAT_5 0x4
116 MX53_PAD_EIM_DA3__IPU_DISP1_DAT_6 0x4
117 MX53_PAD_EIM_DA2__IPU_DISP1_DAT_7 0x4
[all …]
Dspear13xx.dtsi88 interrupts = <0 28 0x4>;
95 interrupts = <0 29 0x4>;
104 interrupts = <0 19 0x4>;
121 interrupts = <0 59 0x4>;
144 interrupts = <0 20 0x4
145 0 21 0x4
146 0 22 0x4
147 0 23 0x4>;
155 interrupts = <0 33 0x4
156 0 34 0x4>;
[all …]
Dspear1310.dtsi56 interrupts = <0 68 0x4>;
65 interrupts = <0 69 0x4>;
74 interrupts = <0 70 0x4>;
84 interrupts = <0 68 0x4>;
86 interrupt-map = <0x0 0 &gic 0 68 0x4>;
103 interrupts = <0 69 0x4>;
105 interrupt-map = <0x0 0 &gic 0 69 0x4>;
122 interrupts = <0 70 0x4>;
124 interrupt-map = <0x0 0 &gic 0 70 0x4>;
140 interrupts = <0 95 0x4>;
[all …]
Dspear1340.dtsi39 interrupts = <0 72 0x4>;
49 interrupts = <0 68 0x4>;
51 interrupt-map = <0x0 0 &gic 0 68 0x4>;
68 interrupts = <0 98 0x4
69 0 99 0x4>;
79 interrupts = <0 100 0x4
80 0 101 0x4>;
103 interrupts = <0 84 0x4>;
110 interrupts = <0 85 0x4>;
119 interrupts = <0 99 0x4>;
[all …]
/arch/arm64/kvm/
Dhyp-init.S56 phys_to_ttbr x4, x0
58 orr x4, x4, #TTBR_CNP_BIT
60 msr ttbr0_el2, x4
62 mrs x4, tcr_el1
64 and x4, x4, x5
66 orr x4, x4, x5
83 bfi x4, x5, TCR_T0SZ_OFFSET, TCR_TxSZ_WIDTH
88 tcr_compute_pa_size x4, #TCR_EL2_PS_SHIFT, x5, x6
90 msr tcr_el2, x4
92 mrs x4, mair_el1
[all …]
/arch/arm64/boot/dts/qcom/
Dpm8150l.dtsi14 reg = <0x4 SPMI_USID>;
31 interrupts = <0x4 0x31 0x0 IRQ_TYPE_EDGE_RISING>;
59 interrupts = <0x4 0xc0 0x0 IRQ_TYPE_NONE>,
60 <0x4 0xc1 0x0 IRQ_TYPE_NONE>,
61 <0x4 0xc2 0x0 IRQ_TYPE_NONE>,
62 <0x4 0xc3 0x0 IRQ_TYPE_NONE>,
63 <0x4 0xc4 0x0 IRQ_TYPE_NONE>,
64 <0x4 0xc5 0x0 IRQ_TYPE_NONE>,
65 <0x4 0xc6 0x0 IRQ_TYPE_NONE>,
66 <0x4 0xc7 0x0 IRQ_TYPE_NONE>,
[all …]
/arch/arm64/kernel/
Dsmccc-call.S14 ldr x4, [sp]
15 stp x0, x1, [x4, #ARM_SMCCC_RES_X0_OFFS]
16 stp x2, x3, [x4, #ARM_SMCCC_RES_X2_OFFS]
17 ldr x4, [sp, #8]
18 cbz x4, 1f /* no quirk structure */
19 ldr x9, [x4, #ARM_SMCCC_QUIRK_ID_OFFS]
22 str x6, [x4, ARM_SMCCC_QUIRK_STATE_OFFS]
/arch/arm64/boot/dts/freescale/
Dfsl-ls1043a.dtsi195 interrupts = <0 106 0x4>,
196 <0 107 0x4>,
197 <0 95 0x4>,
198 <0 97 0x4>;
243 interrupts = <0 75 0x4>;
250 interrupts = <0 71 0x4>;
258 interrupts = <0 72 0x4>;
266 interrupts = <0 73 0x4>;
274 interrupts = <0 74 0x4>;
287 interrupts = <0 43 0x4>;
[all …]
/arch/powerpc/boot/dts/
Dtaishan.dts73 interrupts = <0x1 0x4 0x0 0x4>; /* cascade - first non-critical */
86 interrupts = <0x3 0x4 0x2 0x4>; /* cascade */
98 interrupts = <0x5 0x4 0x4 0x4>; /* cascade */
149 interrupts = <0x0 0x1 0x2 0x3 0x4>;
153 interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
154 /*RXEOB*/ 0x1 &UIC0 0xb 0x4
155 /*SERR*/ 0x2 &UIC1 0x0 0x4
156 /*TXDE*/ 0x3 &UIC1 0x1 0x4
157 /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
171 interrupts = <0x7 0x4>;
[all …]
Dacadia.dts78 0x13 0x4 /* TXEOB */
79 0x15 0x4 /* RXEOB */
80 0x12 0x4 /* SERR, TXDE, RXDE */>;
99 interrupts = <0x5 0x4>;
109 interrupts = <0x6 0x4>;
116 interrupts = <0xa 0x4>;
134 0x10 0x4 /* Ethernet */
135 0x11 0x4 /* Ethernet Wake up */>;
153 interrupts = <0x7 0x4>;
160 interrupts = <0x8 0x4>;
[all …]
Dfsp2.dts83 interrupts = <21 0x4 4 0x84>;
97 interrupts = <22 0x4 5 0x84>;
111 interrupts = <23 0x4 6 0x84>;
125 interrupts = <24 0x4 7 0x84>;
138 interrupts = <25 0x4 8 0x84>;
151 interrupts = <26 0x4 9 0x84>;
165 interrupts = <16 0x4 0 0x84>;
178 interrupts = <17 0x4 1 0x84>;
191 interrupts = <18 0x4 2 0x84>;
204 interrupts = <19 0x4 3 0x84>;
[all …]
Dicon.dts70 interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
82 interrupts = <0xa 0x4 0xb 0x4>; /* cascade */
94 interrupts = <0x10 0x4 0x11 0x4>; /* cascade */
118 ranges = <0x4 0x00100000 0x4 0x00100000 0x00001000
119 0x4 0x00200000 0x4 0x00200000 0x00000400
120 0x4 0xe0000000 0x4 0xe0000000 0x20000000
141 interrupts = <0x0 0x1 0x2 0x3 0x4>;
145 interrupt-map = </*TXEOB*/ 0x0 &UIC1 0x6 0x4
146 /*RXEOB*/ 0x1 &UIC1 0x7 0x4
147 /*SERR*/ 0x2 &UIC1 0x1 0x4
[all …]
Dmakalu.dts69 interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
81 interrupts = <0x1c 0x4 0x1d 0x4>; /* cascade */
96 interrupts = <0x5 0x4 /* ECC DED Error */
97 0x6 0x4 /* ECC SEC Error */ >;
106 interrupts = <0x0 0x1 0x2 0x3 0x4>;
110 interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
111 /*RXEOB*/ 0x1 &UIC0 0xb 0x4
112 /*SERR*/ 0x2 &UIC1 0x0 0x4
113 /*TXDE*/ 0x3 &UIC1 0x1 0x4
114 /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
[all …]
Dhaleakala.dts68 interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
80 interrupts = <0x1c 0x4 0x1d 0x4>; /* cascade */
95 interrupts = <0x5 0x4 /* ECC DED Error */
96 0x6 0x4>; /* ECC SEC Error */
105 interrupts = <0x0 0x1 0x2 0x3 0x4>;
109 interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
110 /*RXEOB*/ 0x1 &UIC0 0xb 0x4
111 /*SERR*/ 0x2 &UIC1 0x0 0x4
112 /*TXDE*/ 0x3 &UIC1 0x1 0x4
113 /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
[all …]
Dkatmai.dts74 interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
86 interrupts = <0xa 0x4 0xb 0x4>; /* cascade */
98 interrupts = <0x10 0x4 0x11 0x4>; /* cascade */
122 ranges = <0x4 0x00100000 0x4 0x00100000 0x00001000
123 0x4 0x00200000 0x4 0x00200000 0x00000400
124 0x4 0xe0000000 0x4 0xe0000000 0x20000000
145 interrupts = <0x0 0x1 0x2 0x3 0x4>;
149 interrupt-map = </*TXEOB*/ 0x0 &UIC1 0x6 0x4
150 /*RXEOB*/ 0x1 &UIC1 0x7 0x4
151 /*SERR*/ 0x2 &UIC1 0x1 0x4
[all …]
Dredwood.dts67 interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
79 interrupts = <0xa 0x4 0xb 0x4>; /* cascade */
91 interrupts = <0x10 0x4 0x11 0x4>; /* cascade */
125 interrupts = < /*TXEOB*/ 0x6 0x4
126 /*RXEOB*/ 0x7 0x4
127 /*SERR*/ 0x1 0x4
128 /*TXDE*/ 0x2 0x4
129 /*RXDE*/ 0x3 0x4
154 interrupts = <0x6 0x4>;
202 interrupts = <0x0 0x4>;
[all …]
/arch/powerpc/boot/dts/fsl/
Dmpc8568mds.dts30 0x4 0x0 0xf8008000 0x00008000
128 0x4 0xa 0x1 0x0 0x2 0x0 /* TxD0 */
129 0x4 0x9 0x1 0x0 0x2 0x0 /* TxD1 */
130 0x4 0x8 0x1 0x0 0x2 0x0 /* TxD2 */
131 0x4 0x7 0x1 0x0 0x2 0x0 /* TxD3 */
132 0x4 0x17 0x1 0x0 0x2 0x0 /* TxD4 */
133 0x4 0x16 0x1 0x0 0x2 0x0 /* TxD5 */
134 0x4 0x15 0x1 0x0 0x2 0x0 /* TxD6 */
135 0x4 0x14 0x1 0x0 0x2 0x0 /* TxD7 */
136 0x4 0xf 0x2 0x0 0x2 0x0 /* RxD0 */
[all …]
/arch/arm64/boot/dts/apm/
Dapm-storm.dtsi260 csr-offset = <0x4>;
274 csr-offset = <0x4>;
288 csr-offset = <0x4>;
301 csr-offset = <0x4>;
314 csr-offset = <0x4>;
327 csr-offset = <0x4>;
423 interrupts = < 0x0 0x10 0x4
424 0x0 0x11 0x4
425 0x0 0x12 0x4
426 0x0 0x13 0x4
[all …]
/arch/h8300/boot/compressed/
Dvmlinux.lds17 . = ALIGN(0x4) ;
21 . = ALIGN(0x4) ;
26 . = ALIGN(0x4) ;
31 . = ALIGN(0x4) ;

12345678910>>...18