Home
last modified time | relevance | path

Searched refs:EVENT_INDEX (Results 1 – 19 of 19) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dsoc15d.h170 #define EVENT_INDEX(x) ((x) << 8) macro
179 #define EVENT_INDEX(x) ((x) << 8) macro
Dsi_enums.h155 #define EVENT_INDEX(x) ((x) << 8) macro
Dnvd.h156 #define EVENT_INDEX(x) ((x) << 8) macro
Dvid.h230 #define EVENT_INDEX(x) ((x) << 8) macro
Dcikd.h348 #define EVENT_INDEX(x) ((x) << 8) macro
Dgfx_v8_0.c1622 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
1648 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
1674 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
6108 EVENT_INDEX(4)); in gfx_v8_0_ring_emit_vgt_flush()
6112 EVENT_INDEX(0)); in gfx_v8_0_ring_emit_vgt_flush()
6195 EVENT_INDEX(5))); in gfx_v8_0_ring_emit_fence_gfx()
6209 EVENT_INDEX(5))); in gfx_v8_0_ring_emit_fence_gfx()
6386 EVENT_INDEX(5))); in gfx_v8_0_ring_emit_fence_compute()
Dgfx_v7_0.c2166 EVENT_INDEX(4)); in gfx_v7_0_ring_emit_vgt_flush()
2170 EVENT_INDEX(0)); in gfx_v7_0_ring_emit_vgt_flush()
2194 EVENT_INDEX(5))); in gfx_v7_0_ring_emit_fence_gfx()
2206 EVENT_INDEX(5))); in gfx_v7_0_ring_emit_fence_gfx()
2235 EVENT_INDEX(5))); in gfx_v7_0_ring_emit_fence_compute()
Dsid.h1813 #define EVENT_INDEX(x) ((x) << 8) macro
Dgfx_v6_0.c1832 EVENT_INDEX(0)); in gfx_v6_0_ring_emit_vgt_flush()
1854 amdgpu_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5)); in gfx_v6_0_ring_emit_fence()
Dgfx_v9_0.c4329 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v9_0_do_edc_gpr_workarounds()
4357 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v9_0_do_edc_gpr_workarounds()
5096 EVENT_INDEX(5))); in gfx_v9_0_ring_emit_fence()
/drivers/usb/typec/ucsi/
Ducsi_ccg.c69 #define EVENT_INDEX RESET_COMPLETE macro
162 #define CCG_EVENT_MAX (EVENT_INDEX + 43)
426 return (code >= CCG_EVENT_MAX) || (code < EVENT_INDEX); in invalid_async_evt()
/drivers/gpu/drm/radeon/
Dnid.h1240 #define EVENT_INDEX(x) ((x) << 8) macro
Dsid.h1750 #define EVENT_INDEX(x) ((x) << 8) macro
Dcikd.h1814 #define EVENT_INDEX(x) ((x) << 8) macro
Dr600d.h1665 #define EVENT_INDEX(x) ((x) << 8) macro
Dni.c1418 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5)); in cayman_fence_ring_emit()
Dr600.c2886 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5)); in r600_fence_ring_emit()
2899 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT) | EVENT_INDEX(0)); in r600_fence_ring_emit()
Dcik.c3567 EVENT_INDEX(5))); in cik_fence_gfx_ring_emit()
3579 EVENT_INDEX(5))); in cik_fence_gfx_ring_emit()
3606 EVENT_INDEX(5))); in cik_fence_compute_ring_emit()
Dsi.c3394 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5)); in si_fence_ring_emit()