Home
last modified time | relevance | path

Searched refs:EVENT_TYPE (Results 1 – 18 of 18) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Dsoc15d.h169 #define EVENT_TYPE(x) ((x) << 0) macro
178 #define EVENT_TYPE(x) ((x) << 0) macro
Dsi_enums.h154 #define EVENT_TYPE(x) ((x) << 0) macro
Dnvd.h155 #define EVENT_TYPE(x) ((x) << 0) macro
Dvid.h229 #define EVENT_TYPE(x) ((x) << 0) macro
Dcikd.h347 #define EVENT_TYPE(x) ((x) << 0) macro
Dgfx_v8_0.c1622 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
1648 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
1674 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v8_0_do_edc_gpr_workarounds()
6107 amdgpu_ring_write(ring, EVENT_TYPE(VS_PARTIAL_FLUSH) | in gfx_v8_0_ring_emit_vgt_flush()
6111 amdgpu_ring_write(ring, EVENT_TYPE(VGT_FLUSH) | in gfx_v8_0_ring_emit_vgt_flush()
6194 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v8_0_ring_emit_fence_gfx()
6208 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v8_0_ring_emit_fence_gfx()
6385 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v8_0_ring_emit_fence_compute()
Dgfx_v7_0.c2165 amdgpu_ring_write(ring, EVENT_TYPE(VS_PARTIAL_FLUSH) | in gfx_v7_0_ring_emit_vgt_flush()
2169 amdgpu_ring_write(ring, EVENT_TYPE(VGT_FLUSH) | in gfx_v7_0_ring_emit_vgt_flush()
2193 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_gfx()
2205 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_gfx()
2234 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_compute()
Dsid.h1812 #define EVENT_TYPE(x) ((x) << 0) macro
Dgfx_v6_0.c1831 amdgpu_ring_write(ring, EVENT_TYPE(VGT_FLUSH) | in gfx_v6_0_ring_emit_vgt_flush()
1854 amdgpu_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5)); in gfx_v6_0_ring_emit_fence()
Dgfx_v9_0.c4329 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v9_0_do_edc_gpr_workarounds()
4357 ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4); in gfx_v9_0_do_edc_gpr_workarounds()
5095 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v9_0_ring_emit_fence()
/drivers/gpu/drm/radeon/
Dnid.h1239 #define EVENT_TYPE(x) ((x) << 0) macro
Dsid.h1749 #define EVENT_TYPE(x) ((x) << 0) macro
Dcikd.h1813 #define EVENT_TYPE(x) ((x) << 0) macro
Dr600d.h1664 #define EVENT_TYPE(x) ((x) << 0) macro
Dni.c1418 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5)); in cayman_fence_ring_emit()
Dr600.c2886 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5)); in r600_fence_ring_emit()
2899 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT) | EVENT_INDEX(0)); in r600_fence_ring_emit()
Dcik.c3566 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_gfx_ring_emit()
3578 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_gfx_ring_emit()
3605 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_compute_ring_emit()
Dsi.c3394 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5)); in si_fence_ring_emit()