Home
last modified time | relevance | path

Searched refs:HDMI_VBI_PACKET_CONTROL (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.h74 SRI(HDMI_VBI_PACKET_CONTROL, DIG, id), \
140 SE_SF(HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, mask_sh),\
141 SE_SF(HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, mask_sh),\
142 SE_SF(HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, mask_sh),\
677 uint32_t HDMI_VBI_PACKET_CONTROL; member
Ddce_stream_encoder.c647 REG_UPDATE_3(HDMI_VBI_PACKET_CONTROL, in dce110_stream_encoder_hdmi_set_stream_attribute()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_stream_encoder.h64 SRI(HDMI_VBI_PACKET_CONTROL, DIG, id), \
148 uint32_t HDMI_VBI_PACKET_CONTROL; member
Ddcn10_stream_encoder.c582 REG_UPDATE_3(HDMI_VBI_PACKET_CONTROL, in enc1_stream_encoder_hdmi_set_stream_attribute()
/drivers/gpu/drm/radeon/
Devergreen_hdmi.c311 WREG32(HDMI_VBI_PACKET_CONTROL + offset, in dce4_set_vbi_packet()
Drv770d.h703 #define HDMI_VBI_PACKET_CONTROL 0x7410 macro
Devergreend.h553 #define HDMI_VBI_PACKET_CONTROL 0x7040 macro
/drivers/gpu/drm/amd/amdgpu/
Ddce_v11_0.c1626 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); in dce_v11_0_afmt_setmode()
1659 …tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); /* send null packets when re… in dce_v11_0_afmt_setmode()
1660 …tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, 1); /* send general control packet… in dce_v11_0_afmt_setmode()
1661 …tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packet… in dce_v11_0_afmt_setmode()
Ddce_v10_0.c1584 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); in dce_v10_0_afmt_setmode()
1617 …tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); /* send null packets when re… in dce_v10_0_afmt_setmode()
1618 …tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, 1); /* send general control packet… in dce_v10_0_afmt_setmode()
1619 …tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); /* send general control packet… in dce_v10_0_afmt_setmode()
Ddce_v6_0.c1384 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_NULL_SEND, 1); in dce_v6_0_audio_set_vbi_packet()
1385 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_SEND, 1); in dce_v6_0_audio_set_vbi_packet()
1386 tmp = REG_SET_FIELD(tmp, HDMI_VBI_PACKET_CONTROL, HDMI_GC_CONT, 1); in dce_v6_0_audio_set_vbi_packet()