Home
last modified time | relevance | path

Searched refs:IXGBE_RXDCTL (Results 1 – 4 of 4) sorted by relevance

/drivers/net/ethernet/intel/ixgbe/
Dixgbe_main.c447 {IXGBE_RXDCTL(0), "RXDCTL"},
494 case IXGBE_RXDCTL(0): in ixgbe_regdump()
496 regs[i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i)); in ixgbe_regdump()
4056 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx)); in ixgbe_rx_desc_queue_enable()
4088 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(reg_idx)); in ixgbe_configure_rx_ring()
4092 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl); in ixgbe_configure_rx_ring()
4157 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(reg_idx), rxdctl); in ixgbe_configure_rx_ring()
4525 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j)); in ixgbe_vlan_strip_disable()
4527 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl); in ixgbe_vlan_strip_disable()
4563 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j)); in ixgbe_vlan_strip_enable()
[all …]
Dixgbe_ethtool.c610 regs_buff[373 + i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i)); in ixgbe_get_regs()
1372 { IXGBE_RXDCTL(0), 4, WRITE_NO_TEST, 0, IXGBE_RXDCTL_ENABLE },
1374 { IXGBE_RXDCTL(0), 4, WRITE_NO_TEST, 0, 0 },
1397 { IXGBE_RXDCTL(0), 4, WRITE_NO_TEST, 0, IXGBE_RXDCTL_ENABLE },
1400 { IXGBE_RXDCTL(0), 4, WRITE_NO_TEST, 0, 0 },
Dixgbe_common.c738 reg_val = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i)); in ixgbe_stop_adapter_generic()
741 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(i), reg_val); in ixgbe_stop_adapter_generic()
Dixgbe_type.h311 #define IXGBE_RXDCTL(_i) (((_i) < 64) ? (0x01028 + ((_i) * 0x40)) : \ macro