Home
last modified time | relevance | path

Searched refs:MIU_TA_CTL_ENABLE (Results 1 – 6 of 6) sorted by relevance

/drivers/scsi/qla2xxx/
Dqla_nx2.h28 #define MIU_TA_CTL_WRITE_ENABLE (MIU_TA_CTL_WRITE | MIU_TA_CTL_ENABLE)
29 #define MIU_TA_CTL_WRITE_START (MIU_TA_CTL_WRITE | MIU_TA_CTL_ENABLE | \
31 #define MIU_TA_CTL_START_ENABLE (MIU_TA_CTL_START | MIU_TA_CTL_ENABLE)
Dqla_nx.c1412 temp = MIU_TA_CTL_ENABLE | MIU_TA_CTL_WRITE; in qla82xx_pci_mem_write_2M()
1414 temp = MIU_TA_CTL_START | MIU_TA_CTL_ENABLE | MIU_TA_CTL_WRITE; in qla82xx_pci_mem_write_2M()
1503 temp = MIU_TA_CTL_ENABLE; in qla82xx_pci_mem_read_2M()
1505 temp = MIU_TA_CTL_START | MIU_TA_CTL_ENABLE; in qla82xx_pci_mem_read_2M()
4102 r_value = MIU_TA_CTL_ENABLE; in qla82xx_minidump_process_rdmem()
4104 r_value = MIU_TA_CTL_START | MIU_TA_CTL_ENABLE; in qla82xx_minidump_process_rdmem()
Dqla_nx.h516 #define MIU_TA_CTL_ENABLE 2 macro
Dqla_nx2.c2393 r_value = MIU_TA_CTL_ENABLE; in qla8044_minidump_process_rdmem()
/drivers/scsi/qla4xxx/
Dql4_nx.h546 #define MIU_TA_CTL_ENABLE 2 macro
550 #define MIU_TA_CTL_WRITE_ENABLE (MIU_TA_CTL_WRITE | MIU_TA_CTL_ENABLE)
551 #define MIU_TA_CTL_WRITE_START (MIU_TA_CTL_WRITE | MIU_TA_CTL_ENABLE |\
553 #define MIU_TA_CTL_START_ENABLE (MIU_TA_CTL_START | MIU_TA_CTL_ENABLE)
Dql4_nx.c1402 temp = MIU_TA_CTL_ENABLE; in qla4_82xx_pci_mem_read_2M()
2521 r_value = MIU_TA_CTL_ENABLE; in __qla4_8xxx_minidump_process_rdmem()