Home
last modified time | relevance | path

Searched refs:PIPE_CONTROL_CS_STALL (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/i915/gt/
Dintel_ringbuffer.c228 *cs++ = PIPE_CONTROL_CS_STALL | PIPE_CONTROL_STALL_AT_SCOREBOARD; in gen6_emit_post_sync_nonzero_flush()
275 flags |= PIPE_CONTROL_CS_STALL; in gen6_render_ring_flush()
287 flags |= PIPE_CONTROL_QW_WRITE | PIPE_CONTROL_CS_STALL; in gen6_render_ring_flush()
307 *cs++ = PIPE_CONTROL_CS_STALL | PIPE_CONTROL_STALL_AT_SCOREBOARD; in gen6_rcs_emit_breadcrumb()
324 PIPE_CONTROL_CS_STALL); in gen6_rcs_emit_breadcrumb()
347 *cs++ = PIPE_CONTROL_CS_STALL | PIPE_CONTROL_STALL_AT_SCOREBOARD; in gen7_render_ring_cs_stall_wa()
371 flags |= PIPE_CONTROL_CS_STALL; in gen7_render_ring_flush()
427 PIPE_CONTROL_CS_STALL); in gen7_rcs_emit_breadcrumb()
Dintel_lrc.c2019 PIPE_CONTROL_CS_STALL | in gen8_emit_flush_coherentl3_wa()
2067 PIPE_CONTROL_CS_STALL | in gen8_init_indirectctx_bb()
2139 PIPE_CONTROL_CS_STALL | in gen9_init_indirectctx_bb()
2189 PIPE_CONTROL_CS_STALL, in gen10_init_indirectctx_bb()
2780 flags |= PIPE_CONTROL_CS_STALL; in gen8_emit_flush_render()
2833 cs = gen8_emit_pipe_control(cs, PIPE_CONTROL_CS_STALL, 0); in gen8_emit_flush_render()
2852 flags |= PIPE_CONTROL_CS_STALL; in gen11_emit_flush_render()
2874 flags |= PIPE_CONTROL_CS_STALL; in gen11_emit_flush_render()
2963 PIPE_CONTROL_CS_STALL, in gen8_emit_fini_breadcrumb_rcs()
2975 PIPE_CONTROL_CS_STALL | in gen11_emit_fini_breadcrumb_rcs()
Dintel_gpu_commands.h217 #define PIPE_CONTROL_CS_STALL (1<<20) macro