Home
last modified time | relevance | path

Searched refs:SH_MEM_BASES (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/radeon/
Dcik_sdma.c967 radeon_ring_write(ring, SH_MEM_BASES >> 2); in cik_dma_vm_flush()
Dcikd.h1163 #define SH_MEM_BASES 0x8C28 macro
Dcik.c5524 WREG32(SH_MEM_BASES, 0); in cik_pcie_gart_enable()
5721 radeon_ring_write(ring, SH_MEM_BASES >> 2); in cik_vm_flush()
/drivers/gpu/drm/amd/amdgpu/
Dgfx_v10_0.c1755 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v10_0_constants_init()
1757 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v10_0_constants_init()
Dgfx_v9_0.c2529 tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE, in gfx_v9_0_constants_init()
2531 tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE, in gfx_v9_0_constants_init()