Home
last modified time | relevance | path

Searched refs:TXS (Results 1 – 9 of 9) sorted by relevance

/drivers/net/wan/
Dhd64570.h69 #define TXS 0x17 /* TX Clock Source */ macro
Dhd64572.h66 #define TXS 0x13d /* TX clock source */ macro
Dhd64572.c409 sca_out(port->txs, msci + TXS, card); in sca_set_port()
469 sca_out(port->txs, msci + TXS, card); in sca_open()
Dhd64570.c445 sca_out(port->txs, msci + TXS, card); in sca_set_port()
513 sca_out(port->txs, msci + TXS, card); in sca_open()
Dpci200syn.c150 sca_out(txs, msci + TXS, card); in pci200_set_iface()
Dc101.c178 sca_out(txs, MSCI1_OFFSET + TXS, port); in c101_set_iface()
Dpc300too.c152 sca_out(txs, msci + TXS, card); in pc300_set_iface()
Dn2.c202 sca_out(txs, msci + TXS, card); in n2_set_iface()
/drivers/tty/
Dsynclinkmp.c332 #define TXS 0x37 macro
4026 write_reg(info, TXS, 0x40); in enable_loopback()
4040 write_reg(info, TXS, 0x00); in enable_loopback()
4086 write_reg(info, TXS, in set_rate()
4087 (unsigned char)((read_reg(info, TXS) & 0xf0) | BRValue)); in set_rate()
4093 write_reg(info, TXS,0); in set_rate()
4434 write_reg(info, TXS, RegValue); in async_mode()
4605 write_reg(info, TXS, RegValue); in hdlc_mode()