Home
last modified time | relevance | path

Searched refs:_base (Results 1 – 13 of 13) sorted by relevance

/drivers/tty/serial/8250/
DMakefile6 obj-$(CONFIG_SERIAL_8250) += 8250.o 8250_base.o
9 8250_base-y := 8250_port.o
10 8250_base-$(CONFIG_SERIAL_8250_DMA) += 8250_dma.o
11 8250_base-$(CONFIG_SERIAL_8250_DWLIB) += 8250_dwlib.o
12 8250_base-$(CONFIG_SERIAL_8250_FINTEK) += 8250_fintek.o
D8250_fourport.c12 #define SERIAL8250_FOURPORT(_base, _irq) \ argument
13 SERIAL8250_PORT_FLAGS(_base, _irq, UPF_FOURPORT)
D8250.h99 #define SERIAL8250_PORT_FLAGS(_base, _irq, _flags) \ argument
101 .iobase = _base, \
108 #define SERIAL8250_PORT(_base, _irq) SERIAL8250_PORT_FLAGS(_base, _irq, 0) argument
/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_catalog.c175 #define SSPP_BLK(_name, _id, _base, _features, \ argument
179 .base = _base, .len = 0x1c8, \
218 #define LM_BLK(_name, _id, _base, _pp, _lmpair) \ argument
221 .base = _base, .len = 0x320, \
252 #define PP_BLK_TE(_name, _id, _base) \ argument
255 .base = _base, .len = 0xd4, \
259 #define PP_BLK(_name, _id, _base) \ argument
262 .base = _base, .len = 0xd4, \
277 #define INTF_BLK(_name, _id, _base, _type, _ctrl_id) \ argument
280 .base = _base, .len = 0x280, \
/drivers/gpu/drm/msm/adreno/
Da6xx_gpu_state.h123 #define CLUSTER_DBGAHB(_id, _base, _type, _reg) \ argument
124 { .name = #_id, .statetype = _type, .base = _base, \
172 #define HLSQ_DBG_REGS(_base, _type, _array) \ argument
173 { .val0 = _base, .val1 = _type, .registers = _array, \
/drivers/net/ethernet/intel/igc/
Digc_i225.c60 if (hw->dev_spec._base.clear_semaphore_once) { in igc_get_hw_semaphore_i225()
61 hw->dev_spec._base.clear_semaphore_once = false; in igc_get_hw_semaphore_i225()
Digc_base.c129 struct igc_dev_spec_base *dev_spec = &hw->dev_spec._base; in igc_init_mac_params_base()
Digc_hw.h207 struct igc_dev_spec_base _base; member
/drivers/scsi/aic94xx/
Daic94xx_reg.c113 u32 map_offs = (reg - io_handle->ww##_base) + asd_mem_offs_##ww();\
122 u32 map_offs = (reg - io_handle->ww##_base) + asd_mem_offs_##ww();\
/drivers/gpio/
Dgpio-ep93xx.c285 #define EP93XX_GPIO_BANK(_label, _data, _dir, _base, _has_irq, _has_hier, _irq_base) \ argument
290 .base = _base, \
Dgpio-f7188x.c138 #define F7188X_GPIO_BANK(_base, _ngpio, _regbase) \ argument
149 .base = _base, \
/drivers/net/wireless/ralink/rt2x00/
Drt2800.h2191 #define BEACON_BASE_TO_OFFSET(_base) (((_base) - 0x4000) / 64) argument
/drivers/net/ethernet/intel/ixgbe/
Dixgbe_type.h1837 #define IXGBE_LED_OFFSET(_base, _i) (_base << (8 * (_i))) argument