Home
last modified time | relevance | path

Searched refs:arm_smmu_gr0_write (Results 1 – 3 of 3) sorted by relevance

/drivers/iommu/
Darm-smmu.c325 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_TLBIVMID, smmu_domain->cfg.vmid); in arm_smmu_tlb_inv_context_s2()
395 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_TLBIVMID, smmu_domain->cfg.vmid); in arm_smmu_tlb_inv_vmid_nosync()
505 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_sGFSR, gfsr); in arm_smmu_global_fault()
918 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_SMR(idx), reg); in arm_smmu_write_smr()
931 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_S2CR(idx), reg); in arm_smmu_write_s2cr()
977 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_SMR(idx), smr); in arm_smmu_test_smr_masks()
982 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_SMR(idx), smr); in arm_smmu_test_smr_masks()
1624 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_sGFSR, reg); in arm_smmu_device_reset()
1640 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_TLBIALLH, QCOM_DUMMY_VAL); in arm_smmu_device_reset()
1641 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_TLBIALLNSNH, QCOM_DUMMY_VAL); in arm_smmu_device_reset()
[all …]
Darm-smmu-impl.c131 arm_smmu_gr0_write(smmu, ARM_SMMU_GR0_sACR, reg); in arm_mmu500_reset()
Darm-smmu.h398 #define arm_smmu_gr0_write(s, o, v) \ macro