Home
last modified time | relevance | path

Searched refs:best_div (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/sun4i/
Dsun8i_hdmi_phy_clk.c27 int best_div = 1; in sun8i_phy_clk_determine_rate() local
43 best_div = i; in sun8i_phy_clk_determine_rate()
50 abs(rate - best_rate / best_div)) { in sun8i_phy_clk_determine_rate()
52 best_div = i; in sun8i_phy_clk_determine_rate()
57 if (best_rate / best_div == rate) in sun8i_phy_clk_determine_rate()
61 req->rate = best_rate / best_div; in sun8i_phy_clk_determine_rate()
Dsun4i_dotclock.c76 u8 best_div = 1; in sun4i_dclk_round_rate() local
98 best_div = i; in sun4i_dclk_round_rate()
103 abs(rate - best_parent / best_div)) { in sun4i_dclk_round_rate()
105 best_div = i; in sun4i_dclk_round_rate()
112 return best_parent / best_div; in sun4i_dclk_round_rate()
Dsun4i_hdmi_tmds_clk.c73 int best_div = 1, best_half = 1; in sun4i_tmds_determine_rate() local
98 best_div = j; in sun4i_tmds_determine_rate()
105 best_div)) { in sun4i_tmds_determine_rate()
108 best_div = j; in sun4i_tmds_determine_rate()
118 req->rate = best_parent / best_half / best_div; in sun4i_tmds_determine_rate()
/drivers/clk/qcom/
Dclk-regmap-mux-div.c129 u32 div, max_div, best_src = 0, best_div = 0; in __mux_div_set_rate_and_parent() local
146 best_div = div - 1; in __mux_div_set_rate_and_parent()
154 ret = mux_div_set_src_div(md, best_src, best_div); in __mux_div_set_rate_and_parent()
156 md->div = best_div; in __mux_div_set_rate_and_parent()
/drivers/gpu/drm/bridge/
Dtc358767.c466 int div, best_div = 1; in tc_pxl_pll_en() local
513 best_div = div; in tc_pxl_pll_en()
530 ext_div[best_pre], best_div, best_mul, ext_div[best_post]); in tc_pxl_pll_en()
533 if (refclk / ext_div[best_pre] / best_div * best_mul >= 300000000) in tc_pxl_pll_en()
536 if (best_div == 16) in tc_pxl_pll_en()
537 best_div = 0; in tc_pxl_pll_en()
550 pxl_pllparam |= best_div << 8; /* Divider for PLL RefClk */ in tc_pxl_pll_en()
/drivers/gpu/drm/pl111/
Dpl111_display.c450 int best_div = 1, div; in pl111_clk_div_choose_div() local
467 best_div = div; in pl111_clk_div_choose_div()
474 return best_div; in pl111_clk_div_choose_div()
/drivers/clk/renesas/
Drcar-gen3-cpg.c317 unsigned int i, best_div = 0; in cpg_sd_clock_calc_div() local
324 best_div = clock->div_table[i].div; in cpg_sd_clock_calc_div()
329 return best_div; in cpg_sd_clock_calc_div()
/drivers/clk/microchip/
Dclk-core.c601 u32 mul, div, best_mul = 1, best_div = 1; in spll_calc_mult_div() local
619 best_div = div; in spll_calc_mult_div()
631 rate, parent_rate, best_mul, best_div, best_rate); in spll_calc_mult_div()
637 *odiv_p = best_div; in spll_calc_mult_div()
/drivers/clk/
Dclk-cdce706.c309 unsigned long best_div = 0; in cdce706_divider_round_rate() local
335 best_div = div; in cdce706_divider_round_rate()
342 div = best_div; in cdce706_divider_round_rate()
/drivers/pinctrl/sunxi/
Dpinctrl-sunxi.c1298 unsigned int best_diff, best_div; in sunxi_pinctrl_get_debounce_div() local
1302 best_div = 0; in sunxi_pinctrl_get_debounce_div()
1309 best_div = i; in sunxi_pinctrl_get_debounce_div()
1314 return best_div; in sunxi_pinctrl_get_debounce_div()
/drivers/gpu/drm/i915/display/
Dintel_dpll_mgr.c2289 int d, best_div = 0, pdiv = 0, qdiv = 0, kdiv = 0; in cnl_ddi_calculate_wrpll() local
2299 best_div = dividers[d]; in cnl_ddi_calculate_wrpll()
2305 if (best_div == 0) in cnl_ddi_calculate_wrpll()
2308 cnl_wrpll_get_multipliers(best_div, &pdiv, &qdiv, &kdiv); in cnl_ddi_calculate_wrpll()
/drivers/staging/comedi/drivers/
Dni_mio_common.c4883 unsigned int best_div = 1; in ni_mseries_get_pll_parameters() local
4903 best_div = div; in ni_mseries_get_pll_parameters()
4911 *freq_divider = best_div; in ni_mseries_get_pll_parameters()