| /drivers/gpu/drm/nouveau/nvkm/core/ |
| D | ramht.c | 27 nvkm_ramht_hash(struct nvkm_ramht *ramht, int chid, u32 handle) in nvkm_ramht_hash() argument
36 hash ^= chid << (ramht->bits - 4); in nvkm_ramht_hash()
41 nvkm_ramht_search(struct nvkm_ramht *ramht, int chid, u32 handle) in nvkm_ramht_search() argument
45 co = ho = nvkm_ramht_hash(ramht, chid, handle); in nvkm_ramht_search()
47 if (ramht->data[co].chid == chid) { in nvkm_ramht_search()
61 int chid, int addr, u32 handle, u32 context) in nvkm_ramht_update() argument
68 data->chid = chid; in nvkm_ramht_update()
75 data->chid = -1; in nvkm_ramht_update()
108 int chid, int addr, u32 handle, u32 context) in nvkm_ramht_insert() argument
112 if (nvkm_ramht_search(ramht, chid, handle)) in nvkm_ramht_insert()
[all …]
|
| /drivers/staging/wusbcore/ |
| D | wusbhc.c | 82 const struct wusb_ckhdid *chid; in wusb_chid_show() local
85 chid = &wusbhc->wuie_host_info->CHID; in wusb_chid_show()
87 chid = &wusb_ckhdid_zero; in wusb_chid_show()
89 return sprintf(buf, "%16ph\n", chid->data); in wusb_chid_show()
105 struct wusb_ckhdid chid; in wusb_chid_store() local
113 &chid.data[0] , &chid.data[1] , in wusb_chid_store()
114 &chid.data[2] , &chid.data[3] , in wusb_chid_store()
115 &chid.data[4] , &chid.data[5] , in wusb_chid_store()
116 &chid.data[6] , &chid.data[7] , in wusb_chid_store()
117 &chid.data[8] , &chid.data[9] , in wusb_chid_store()
[all …]
|
| D | cbaf.c | 96 struct wusb_ckhdid chid; member
242 hi->CHID = cbaf->chid; in cbaf_send_host_info()
306 return sprintf(buf, "%16ph\n", cbaf->chid.data); in cbaf_wusb_chid_show()
322 &cbaf->chid.data[0] , &cbaf->chid.data[1], in cbaf_wusb_chid_store()
323 &cbaf->chid.data[2] , &cbaf->chid.data[3], in cbaf_wusb_chid_store()
324 &cbaf->chid.data[4] , &cbaf->chid.data[5], in cbaf_wusb_chid_store()
325 &cbaf->chid.data[6] , &cbaf->chid.data[7], in cbaf_wusb_chid_store()
326 &cbaf->chid.data[8] , &cbaf->chid.data[9], in cbaf_wusb_chid_store()
327 &cbaf->chid.data[10], &cbaf->chid.data[11], in cbaf_wusb_chid_store()
328 &cbaf->chid.data[12], &cbaf->chid.data[13], in cbaf_wusb_chid_store()
[all …]
|
| D | mmc.c | 253 int wusbhc_chid_set(struct wusbhc *wusbhc, const struct wusb_ckhdid *chid) in wusbhc_chid_set() argument
257 if (memcmp(chid, &wusb_ckhdid_zero, sizeof(*chid)) == 0) in wusbhc_chid_set()
258 chid = NULL; in wusbhc_chid_set()
261 if (chid) { in wusbhc_chid_set()
266 wusbhc->chid = *chid; in wusbhc_chid_set()
271 if ((chid) && (wusbhc->uwb_rc == NULL)) { in wusbhc_chid_set()
288 if (chid) in wusbhc_chid_set()
|
| /drivers/gpu/drm/nouveau/nvkm/engine/disp/ |
| D | gp102.c | 31 gp102_disp_intr_error(struct nv50_disp *disp, int chid) in gp102_disp_intr_error() argument
35 u32 mthd = nvkm_rd32(device, 0x6111f0 + (chid * 12)); in gp102_disp_intr_error()
36 u32 data = nvkm_rd32(device, 0x6111f4 + (chid * 12)); in gp102_disp_intr_error()
37 u32 unkn = nvkm_rd32(device, 0x6111f8 + (chid * 12)); in gp102_disp_intr_error()
40 chid, (mthd & 0x0000ffc), data, mthd, unkn); in gp102_disp_intr_error()
42 if (chid < ARRAY_SIZE(disp->chan)) { in gp102_disp_intr_error()
45 nv50_disp_chan_mthd(disp->chan[chid], NV_DBG_ERROR); in gp102_disp_intr_error()
52 nvkm_wr32(device, 0x61009c, (1 << chid)); in gp102_disp_intr_error()
53 nvkm_wr32(device, 0x6111f0 + (chid * 12), 0x90000000); in gp102_disp_intr_error()
|
| D | dmacnv50.c | 36 struct nv50_disp *disp, int chid, int head, u64 push, in nv50_disp_dmac_new_() argument
44 ret = nv50_disp_chan_new_(func, mthd, disp, chid, chid, head, oclass, in nv50_disp_dmac_new_()
74 chan->chid.user, -10, handle, in nv50_disp_dmac_bind()
75 chan->chid.user << 28 | in nv50_disp_dmac_bind()
76 chan->chid.user); in nv50_disp_dmac_bind()
84 int ctrl = chan->chid.ctrl; in nv50_disp_dmac_fini()
85 int user = chan->chid.user; in nv50_disp_dmac_fini()
104 int ctrl = chan->chid.ctrl; in nv50_disp_dmac_init()
105 int user = chan->chid.user; in nv50_disp_dmac_init()
|
| D | gf119.c | 90 gf119_disp_intr_error(struct nv50_disp *disp, int chid) in gf119_disp_intr_error() argument
94 u32 stat = nvkm_rd32(device, 0x6101f0 + (chid * 12)); in gf119_disp_intr_error()
97 u32 data = nvkm_rd32(device, 0x6101f4 + (chid * 12)); in gf119_disp_intr_error()
98 u32 code = nvkm_rd32(device, 0x6101f8 + (chid * 12)); in gf119_disp_intr_error()
104 chid, stat, type, reason ? reason->name : "", in gf119_disp_intr_error()
107 if (chid < ARRAY_SIZE(disp->chan)) { in gf119_disp_intr_error()
110 nv50_disp_chan_mthd(disp->chan[chid], NV_DBG_ERROR); in gf119_disp_intr_error()
117 nvkm_wr32(device, 0x61009c, (1 << chid)); in gf119_disp_intr_error()
118 nvkm_wr32(device, 0x6101f0 + (chid * 12), 0x90000000); in gf119_disp_intr_error()
132 int chid = __ffs(stat); stat &= ~(1 << chid); in gf119_disp_intr() local
[all …]
|
| D | dmacgv100.c | 31 const u32 soff = (chan->chid.ctrl - 1) * 0x04; in gv100_disp_dmac_idle()
45 chan->chid.user, -9, handle, in gv100_disp_dmac_bind()
46 chan->chid.user << 25 | 0x00000040); in gv100_disp_dmac_bind()
53 const u32 coff = chan->chid.ctrl * 0x04; in gv100_disp_dmac_fini()
64 const u32 uoff = (chan->chid.ctrl - 1) * 0x1000; in gv100_disp_dmac_init()
65 const u32 poff = chan->chid.ctrl * 0x10; in gv100_disp_dmac_init()
66 const u32 coff = chan->chid.ctrl * 0x04; in gv100_disp_dmac_init()
|
| D | dmacgf119.c | 34 chan->chid.user, -9, handle, in gf119_disp_dmac_bind()
35 chan->chid.user << 27 | 0x00000001); in gf119_disp_dmac_bind()
43 int ctrl = chan->chid.ctrl; in gf119_disp_dmac_fini()
44 int user = chan->chid.user; in gf119_disp_dmac_fini()
63 int ctrl = chan->chid.ctrl; in gf119_disp_dmac_init()
64 int user = chan->chid.user; in gf119_disp_dmac_init()
|
| D | channv50.c | 87 mthd->name, chan->chid.user); in nv50_disp_chan_mthd()
123 nv50_disp_chan_uevent_send(struct nv50_disp *disp, int chid) in nv50_disp_chan_uevent_send() argument
128 nvkm_event_send(&disp->uevent, 1, chid, &rep, sizeof(rep)); in nv50_disp_chan_uevent_send()
144 notify->index = chan->chid.user; in nv50_disp_chan_uevent_ctor()
162 return 0x640000 + (chan->chid.user * 0x1000); in nv50_disp_chan_user()
169 const u32 mask = 0x00010001 << chan->chid.user; in nv50_disp_chan_intr()
170 const u32 data = en ? 0x00010000 << chan->chid.user : 0x00000000; in nv50_disp_chan_intr()
317 if (chan->chid.user >= 0) in nv50_disp_chan_dtor()
318 disp->chan[chan->chid.user] = NULL; in nv50_disp_chan_dtor()
352 chan->chid.ctrl = ctrl; in nv50_disp_chan_new_()
[all …]
|
| D | piocgf119.c | 35 int ctrl = chan->chid.ctrl; in gf119_disp_pioc_fini()
36 int user = chan->chid.user; in gf119_disp_pioc_fini()
54 int ctrl = chan->chid.ctrl; in gf119_disp_pioc_init()
55 int user = chan->chid.user; in gf119_disp_pioc_init()
|
| D | piocnv50.c | 35 int ctrl = chan->chid.ctrl; in nv50_disp_pioc_fini()
36 int user = chan->chid.user; in nv50_disp_pioc_fini()
54 int ctrl = chan->chid.ctrl; in nv50_disp_pioc_init()
55 int user = chan->chid.user; in nv50_disp_pioc_init()
|
| D | gv100.c | 97 gv100_disp_exception(struct nv50_disp *disp, int chid) in gv100_disp_exception() argument
101 u32 stat = nvkm_rd32(device, 0x611020 + (chid * 12)); in gv100_disp_exception()
104 u32 data = nvkm_rd32(device, 0x611024 + (chid * 12)); in gv100_disp_exception()
105 u32 code = nvkm_rd32(device, 0x611028 + (chid * 12)); in gv100_disp_exception()
111 chid, stat, type, reason ? reason->name : "", in gv100_disp_exception()
114 if (chid < ARRAY_SIZE(disp->chan) && disp->chan[chid]) { in gv100_disp_exception()
117 nv50_disp_chan_mthd(disp->chan[chid], NV_DBG_ERROR); in gv100_disp_exception()
124 nvkm_wr32(device, 0x611020 + (chid * 12), 0x90000000); in gv100_disp_exception()
|
| /drivers/gpu/drm/nouveau/nvkm/engine/fifo/ |
| D | dmanv40.c | 68 int chid; in nv40_fifo_dma_engine_fini() local
76 chid = nvkm_rd32(device, 0x003204) & (fifo->base.nr - 1); in nv40_fifo_dma_engine_fini()
77 if (chid == chan->base.chid) in nv40_fifo_dma_engine_fini()
98 int chid; in nv40_fifo_dma_engine_init() local
107 chid = nvkm_rd32(device, 0x003204) & (fifo->base.nr - 1); in nv40_fifo_dma_engine_init()
108 if (chid == chan->base.chid) in nv40_fifo_dma_engine_init()
148 u32 context = chan->base.chid << 23; in nv40_fifo_dma_object_ctor()
163 hash = nvkm_ramht_insert(imem->ramht, object, chan->base.chid, 4, in nv40_fifo_dma_object_ctor()
221 args->v0.chid = chan->base.chid; in nv40_fifo_dma_new()
222 chan->ramfc = chan->base.chid * 128; in nv40_fifo_dma_new()
|
| D | nv04.c | 108 nv04_fifo_swmthd(struct nvkm_device *device, u32 chid, u32 addr, u32 data) in nv04_fifo_swmthd() argument
127 handled = nvkm_sw_mthd(sw, chid, subc, mthd, data); in nv04_fifo_swmthd()
137 nv04_fifo_cache_error(struct nv04_fifo *fifo, u32 chid, u32 get) in nv04_fifo_cache_error() argument
163 !nv04_fifo_swmthd(device, chid, mthd, data)) { in nv04_fifo_cache_error()
164 chan = nvkm_fifo_chan_chid(&fifo->base, chid, &flags); in nv04_fifo_cache_error()
167 chid, chan ? chan->object.client->name : "unknown", in nv04_fifo_cache_error()
188 nv04_fifo_dma_pusher(struct nv04_fifo *fifo, u32 chid) in nv04_fifo_dma_pusher() argument
200 chan = nvkm_fifo_chan_chid(&fifo->base, chid, &flags); in nv04_fifo_dma_pusher()
211 chid, name, ho_get, dma_get, ho_put, dma_put, in nv04_fifo_dma_pusher()
226 chid, name, dma_get, dma_put, state, in nv04_fifo_dma_pusher()
[all …]
|
| D | dmanv04.c | 52 u32 context = 0x80000000 | chan->base.chid << 24; in nv04_fifo_dma_object_ctor()
67 hash = nvkm_ramht_insert(imem->ramht, object, chan->base.chid, 4, in nv04_fifo_dma_object_ctor()
84 u32 chid; in nv04_fifo_dma_fini() local
91 chid = nvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH1) & mask; in nv04_fifo_dma_fini()
92 if (chid == chan->base.chid) { in nv04_fifo_dma_fini()
121 nvkm_mask(device, NV04_PFIFO_MODE, 1 << chan->base.chid, 0); in nv04_fifo_dma_fini()
132 u32 mask = 1 << chan->base.chid; in nv04_fifo_dma_init()
202 args->v0.chid = chan->base.chid; in nv04_fifo_dma_new()
203 chan->ramfc = chan->base.chid * 32; in nv04_fifo_dma_new()
|
| D | gpfifogk104.c | 50 nvkm_wr32(device, 0x002634, chan->base.chid); in gk104_fifo_gpfifo_kick_locked()
57 cgrp ? cgrp->id : chan->base.chid, client->name); in gk104_fifo_gpfifo_kick_locked()
58 nvkm_fifo_recover_chan(&fifo->base, chan->base.chid); in gk104_fifo_gpfifo_kick_locked()
189 u32 coff = chan->base.chid * 8; in gk104_fifo_gpfifo_fini()
208 u32 coff = chan->base.chid * 8; in gk104_fifo_gpfifo_init()
243 gk104_fifo_gpfifo_new_(struct gk104_fifo *fifo, u64 *runlists, u16 *chid, in gk104_fifo_gpfifo_new_() argument
282 *chid = chan->base.chid; in gk104_fifo_gpfifo_new_()
291 chan->cgrp->id = chan->base.chid; in gk104_fifo_gpfifo_new_()
298 usermem = chan->base.chid * 0x200; in gk104_fifo_gpfifo_new_()
321 nvkm_wo32(chan->base.inst, 0xe8, chan->base.chid); in gk104_fifo_gpfifo_new_()
[all …]
|
| D | channv50.c | 81 chan->base.chid, chan->base.object.client->name); in nv50_fifo_chan_engine_fini()
184 u32 chid = chan->base.chid; in nv50_fifo_chan_fini() local
187 nvkm_mask(device, 0x002600 + (chid * 4), 0x80000000, 0x00000000); in nv50_fifo_chan_fini()
189 nvkm_wr32(device, 0x002600 + (chid * 4), 0x00000000); in nv50_fifo_chan_fini()
199 u32 chid = chan->base.chid; in nv50_fifo_chan_init() local
201 nvkm_wr32(device, 0x002600 + (chid * 4), 0x80000000 | addr); in nv50_fifo_chan_init()
|
| D | gpfifogf100.c | 81 nvkm_wr32(device, 0x002634, chan->base.chid); in gf100_fifo_gpfifo_engine_fini()
83 if (nvkm_rd32(device, 0x002634) == chan->base.chid) in gf100_fifo_gpfifo_engine_fini()
87 chan->base.chid, chan->base.object.client->name); in gf100_fifo_gpfifo_engine_fini()
164 u32 coff = chan->base.chid * 8; in gf100_fifo_gpfifo_fini()
184 u32 coff = chan->base.chid * 8; in gf100_fifo_gpfifo_init()
258 args->v0.chid = chan->base.chid; in gf100_fifo_gpfifo_new()
262 usermem = chan->base.chid * 0x1000; in gf100_fifo_gpfifo_new()
|
| D | gpfifogv100.c | 34 return chan->chid; in gv100_fifo_gpfifo_submit_token()
124 struct gk104_fifo *fifo, u64 *runlists, u16 *chid, in gv100_fifo_gpfifo_new_() argument
161 *chid = chan->base.chid; in gv100_fifo_gpfifo_new_()
171 chan->cgrp->id = chan->base.chid; in gv100_fifo_gpfifo_new_()
178 usermem = chan->base.chid * 0x200; in gv100_fifo_gpfifo_new_()
213 nvkm_wo32(chan->base.inst, 0x0e8, chan->base.chid); in gv100_fifo_gpfifo_new_()
244 &args->v0.chid, in gv100_fifo_gpfifo_new()
|
| D | base.c | 37 nvkm_fifo_recover_chan(struct nvkm_fifo *fifo, int chid) in nvkm_fifo_recover_chan() argument
43 fifo->func->recover_chan(fifo, chid); in nvkm_fifo_recover_chan()
105 nvkm_fifo_chan_chid(struct nvkm_fifo *fifo, int chid, unsigned long *rflags) in nvkm_fifo_chan_chid() argument
111 if (chan->chid == chid) { in nvkm_fifo_chan_chid()
123 nvkm_fifo_kevent(struct nvkm_fifo *fifo, int chid) in nvkm_fifo_kevent() argument
125 nvkm_event_send(&fifo->kevent, 1, chid, NULL, 0); in nvkm_fifo_kevent()
136 notify->index = chan->chid; in nvkm_fifo_kevent_ctor()
|
| D | gf100.c | 66 nvkm_wo32(cur, (nr * 8) + 0, chan->base.chid); in gf100_fifo_runlist_commit()
181 u32 chid = chan->base.chid; in gf100_fifo_recover() local
184 nvkm_subdev_name[engine->subdev.index], chid); in gf100_fifo_recover()
187 nvkm_mask(device, 0x003004 + (chid * 0x08), 0x00000001, 0x00000000); in gf100_fifo_recover()
194 nvkm_fifo_kevent(&fifo->base, chid); in gf100_fifo_recover()
302 info->reason, er ? er->name : "", chan ? chan->chid : -1, in gf100_fifo_fault()
332 u32 chid = (stat & 0x0000007f); in gf100_fifo_intr_sched_ctxsw() local
337 if (chan->base.chid == chid) { in gf100_fifo_intr_sched_ctxsw()
412 u32 chid = nvkm_rd32(device, 0x040120 + (unit * 0x2000)) & 0x7f; in gf100_fifo_intr_pbdma() local
422 if (nvkm_sw_mthd(device->sw, chid, subc, mthd, data)) in gf100_fifo_intr_pbdma()
[all …]
|
| /drivers/gpu/drm/nouveau/nvkm/engine/gr/ |
| D | nv20.c | 24 nvkm_wo32(gr->ctxtab, chan->chid * 4, inst >> 4); in nv20_gr_chan_init()
36 int chid = -1; in nv20_gr_chan_fini() local
40 chid = (nvkm_rd32(device, 0x400148) & 0x1f000000) >> 24; in nv20_gr_chan_fini()
41 if (chan->chid == chid) { in nv20_gr_chan_fini()
54 nvkm_wo32(gr->ctxtab, chan->chid * 4, 0x00000000); in nv20_gr_chan_fini()
86 chan->chid = fifoch->chid; in nv20_gr_chan_new()
96 nvkm_wo32(chan->inst, 0x0000, 0x00000001 | (chan->chid << 24)); in nv20_gr_chan_new()
190 u32 chid = (addr & 0x01f00000) >> 20; in nv20_gr_intr() local
199 chan = nvkm_fifo_chan_chid(device->fifo, chid, &flags); in nv20_gr_intr()
211 show, msg, nsource, src, nstatus, sta, chid, in nv20_gr_intr()
|
| D | nv10.c | 402 int chid; member
552 int chid = nvkm_rd32(device, 0x400148) >> 24; in nv10_gr_channel() local
553 if (chid < ARRAY_SIZE(gr->chan)) in nv10_gr_channel()
554 chan = gr->chan[chid]; in nv10_gr_channel()
812 nv10_gr_load_dma_vtxbuf(struct nv10_gr_chan *chan, int chid, u32 inst) in nv10_gr_load_dma_vtxbuf() argument
861 0x2c000000 | chid << 20 | subchan << 16 | 0x18c); in nv10_gr_load_dma_vtxbuf()
883 nv10_gr_load_context(struct nv10_gr_chan *chan, int chid) in nv10_gr_load_context() argument
901 nv10_gr_load_dma_vtxbuf(chan, chid, inst); in nv10_gr_load_context()
904 nvkm_mask(device, NV10_PGRAPH_CTX_USER, 0xff000000, chid << 24); in nv10_gr_load_context()
937 int chid; in nv10_gr_context_switch() local
[all …]
|
| /drivers/gpu/drm/nouveau/ |
| D | nouveau_chan.c | 56 NV_PRINTK(warn, cli, "channel %d killed!\n", chan->chid); in nouveau_channel_killed()
77 chan->chid, nvxx_client(&cli->base)->name); in nouveau_channel_idle()
295 chan->chid = args.volta.chid; in nouveau_channel_ind()
300 chan->chid = args.kepler.chid; in nouveau_channel_ind()
304 chan->chid = args.fermi.chid; in nouveau_channel_ind()
306 chan->chid = args.nv50.chid; in nouveau_channel_ind()
345 chan->chid = args.chid; in nouveau_channel_dma()
|