Home
last modified time | relevance | path

Searched refs:class2 (Results 1 – 21 of 21) sorted by relevance

/drivers/gpu/drm/radeon/
Dr600_dpm.h133 void r600_dpm_print_class_info(u32 class, u32 class2);
139 bool r600_is_uvd_state(u32 class, u32 class2);
Dr600_dpm.c69 void r600_dpm_print_class_info(u32 class, u32 class2) in r600_dpm_print_class_info() argument
92 (class2 == 0)) in r600_dpm_print_class_info()
121 if (class2 & ATOM_PPLIB_CLASSIFICATION2_LIMITEDPOWERSOURCE_2) in r600_dpm_print_class_info()
123 if (class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) in r600_dpm_print_class_info()
125 if (class2 & ATOM_PPLIB_CLASSIFICATION2_MVC) in r600_dpm_print_class_info()
724 bool r600_is_uvd_state(u32 class, u32 class2) in r600_is_uvd_state() argument
734 if (class2 & ATOM_PPLIB_CLASSIFICATION2_MVC) in r600_is_uvd_state()
Drs780_dpm.c726 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in rs780_parse_pplib_non_clock_info()
736 if (r600_is_uvd_state(rps->class, rps->class2)) { in rs780_parse_pplib_non_clock_info()
945 r600_dpm_print_class_info(rps->class, rps->class2); in rs780_dpm_print_power_state()
Dsumo_dpm.c828 !r600_is_uvd_state(new_rps->class, new_rps->class2)) in sumo_setup_uvd_clocks()
1142 (new_rps->class2 & ATOM_PPLIB_CLASSIFICATION2_MVC)) in sumo_apply_state_adjust_rules()
1411 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in sumo_parse_pplib_non_clock_info()
1800 r600_dpm_print_class_info(rps->class, rps->class2); in sumo_dpm_print_power_state()
Dtrinity_dpm.c1479 if (pi->uvd_dpm && r600_is_uvd_state(rps->class, rps->class2)) { in trinity_adjust_uvd_state()
1690 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in trinity_parse_pplib_non_clock_info()
2018 r600_dpm_print_class_info(rps->class, rps->class2); in trinity_dpm_print_power_state()
Drv770_dpm.c2150 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in rv7xx_parse_pplib_non_clock_info()
2160 if (r600_is_uvd_state(rps->class, rps->class2)) { in rv7xx_parse_pplib_non_clock_info()
2234 if (rps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) { in rv7xx_parse_pplib_clock_info()
2438 r600_dpm_print_class_info(rps->class, rps->class2); in rv770_dpm_print_power_state()
Dni_dpm.c2604 if (!r600_is_uvd_state(radeon_new_state->class, radeon_new_state->class2)) { in ni_enable_power_containment()
3387 if (!r600_is_uvd_state(radeon_new_state->class, radeon_new_state->class2)) { in ni_enable_smc_cac()
3901 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in ni_parse_pplib_non_clock_info()
3906 } else if (r600_is_uvd_state(rps->class, rps->class2)) { in ni_parse_pplib_non_clock_info()
3955 if (rps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) { in ni_parse_pplib_clock_info()
4289 r600_dpm_print_class_info(rps->class, rps->class2); in ni_dpm_print_power_state()
Drv6xx_dpm.c1800 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in rv6xx_parse_pplib_non_clock_info()
1802 if (r600_is_uvd_state(rps->class, rps->class2)) { in rv6xx_parse_pplib_non_clock_info()
2013 r600_dpm_print_class_info(rps->class, rps->class2); in rv6xx_dpm_print_power_state()
Dbtc_dpm.c1699 if (r600_is_uvd_state(radeon_new_state->class, radeon_new_state->class2)) in btc_set_at_for_uvd()
1721 if (r600_is_uvd_state(radeon_new_state->class, radeon_new_state->class2)) { in btc_notify_uvd_to_smc()
Dradeon_pm.c945 if (ps->class2 & ATOM_PPLIB_CLASSIFICATION2_MVC) in radeon_dpm_pick_power_state()
959 if (ps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) in radeon_dpm_pick_power_state()
Dkv_dpm.c2593 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in kv_parse_pplib_non_clock_info()
2855 r600_dpm_print_class_info(rps->class, rps->class2); in kv_dpm_print_power_state()
Dsi_dpm.c6713 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in si_parse_pplib_non_clock_info()
6718 } else if (r600_is_uvd_state(rps->class, rps->class2)) { in si_parse_pplib_non_clock_info()
6771 if ((rps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) && in si_parse_pplib_clock_info()
Dci_dpm.c5458 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in ci_parse_pplib_non_clock_info()
5501 if (rps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) { in ci_parse_pplib_clock_info()
5963 r600_dpm_print_class_info(rps->class, rps->class2); in ci_dpm_print_power_state()
Dradeon.h1336 u32 class2; /* vbios flags */ member
/drivers/gpu/drm/amd/amdgpu/
Damdgpu_dpm.c32 void amdgpu_dpm_print_class_info(u32 class, u32 class2) in amdgpu_dpm_print_class_info() argument
54 (class2 == 0)) in amdgpu_dpm_print_class_info()
83 if (class2 & ATOM_PPLIB_CLASSIFICATION2_LIMITEDPOWERSOURCE_2) in amdgpu_dpm_print_class_info()
85 if (class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) in amdgpu_dpm_print_class_info()
87 if (class2 & ATOM_PPLIB_CLASSIFICATION2_MVC) in amdgpu_dpm_print_class_info()
Damdgpu_dpm.h58 u32 class2; /* vbios flags */ member
492 void amdgpu_dpm_print_class_info(u32 class, u32 class2);
Dsi_dpm.c3379 static bool r600_is_uvd_state(u32 class, u32 class2) in r600_is_uvd_state() argument
3389 if (class2 & ATOM_PPLIB_CLASSIFICATION2_MVC) in r600_is_uvd_state()
7113 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in si_parse_pplib_non_clock_info()
7118 } else if (r600_is_uvd_state(rps->class, rps->class2)) { in si_parse_pplib_non_clock_info()
7171 if ((rps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) && in si_parse_pplib_clock_info()
7903 amdgpu_dpm_print_class_info(rps->class, rps->class2); in si_dpm_print_power_state()
Damdgpu_pm.c2535 if (ps->class2 & ATOM_PPLIB_CLASSIFICATION2_MVC) in amdgpu_dpm_pick_power_state()
2549 if (ps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) in amdgpu_dpm_pick_power_state()
Dkv_dpm.c2661 rps->class2 = le16_to_cpu(non_clock_info->usClassification2); in kv_parse_pplib_non_clock_info()
2899 amdgpu_dpm_print_class_info(rps->class, rps->class2); in kv_dpm_print_power_state()
/drivers/scsi/bfa/
Dbfa_fc.h366 struct fc_plogi_clp_s class2; /* class 2 service parameters */ member
Dbfa_fcs_rport.c2537 if (plogi->class2.class_valid) in bfa_fcs_rport_update()