Home
last modified time | relevance | path

Searched refs:clk_divider_flags (Results 1 – 13 of 13) sorted by relevance

/drivers/clk/
Dclk-divider.c469 u8 clk_divider_flags, const struct clk_div_table *table, in _register_divider() argument
477 if (clk_divider_flags & CLK_DIVIDER_HIWORD_MASK) { in _register_divider()
490 if (clk_divider_flags & CLK_DIVIDER_READ_ONLY) in _register_divider()
502 div->flags = clk_divider_flags; in _register_divider()
533 u8 clk_divider_flags, spinlock_t *lock) in clk_register_divider() argument
538 width, clk_divider_flags, NULL, lock); in clk_register_divider()
560 u8 clk_divider_flags, spinlock_t *lock) in clk_hw_register_divider() argument
563 width, clk_divider_flags, NULL, lock); in clk_hw_register_divider()
584 u8 clk_divider_flags, const struct clk_div_table *table, in clk_register_divider_table() argument
590 width, clk_divider_flags, table, lock); in clk_register_divider_table()
[all …]
Dclk-fractional-divider.c158 u8 clk_divider_flags, spinlock_t *lock) in clk_hw_register_fractional_divider() argument
182 fd->flags = clk_divider_flags; in clk_hw_register_fractional_divider()
200 u8 clk_divider_flags, spinlock_t *lock) in clk_register_fractional_divider() argument
205 reg, mshift, mwidth, nshift, nwidth, clk_divider_flags, in clk_register_fractional_divider()
Dclk-npcm7xx.c168 u8 clk_divider_flags; member
184 u8 clk_divider_flags; member
630 div_data->clk_divider_flags, &npcm7xx_clk_lock); in npcm7xx_clk_init()
Dclk-milbeaut.c460 u8 clk_divider_flags, const struct clk_div_table *table, in m10v_clk_hw_register_divider() argument
481 div->flags = clk_divider_flags; in m10v_clk_hw_register_divider()
Dclk-stm32f4.c748 u8 clk_divider_flags, const struct clk_div_table *table, in clk_register_pll_div() argument
771 pll_div->div.flags = clk_divider_flags; in clk_register_pll_div()
/drivers/clk/ti/
Ddivider.c318 u8 clk_divider_flags, in _register_divider() argument
325 if (clk_divider_flags & CLK_DIVIDER_HIWORD_MASK) { in _register_divider()
348 div->flags = clk_divider_flags; in _register_divider()
578 u8 clk_divider_flags = 0; in of_ti_divider_clk_setup() local
588 &clk_divider_flags, &width, &shift, &latch)) in of_ti_divider_clk_setup()
592 shift, width, latch, clk_divider_flags, table); in of_ti_divider_clk_setup()
Dadpll.c254 u8 clk_divider_flags) in ti_adpll_init_divider() argument
266 reg, shift, width, clk_divider_flags, in ti_adpll_init_divider()
/drivers/clk/imx/
Dclk-divider-gate.c178 u8 shift, u8 width, u8 clk_divider_flags, in imx_clk_divider_gate() argument
193 if (clk_divider_flags & CLK_DIVIDER_READ_ONLY) in imx_clk_divider_gate()
207 div_gate->divider.flags = CLK_DIVIDER_ONE_BASED | clk_divider_flags; in imx_clk_divider_gate()
Dclk.h464 u8 clk_divider_flags, const struct clk_div_table *table,
/drivers/clk/tegra/
Dclk-divider.c120 unsigned long flags, u8 clk_divider_flags, u8 shift, u8 width, in tegra_clk_register_divider() argument
145 divider->flags = clk_divider_flags; in tegra_clk_register_divider()
Dclk.h77 unsigned long flags, u8 clk_divider_flags, u8 shift, u8 width,
/drivers/clk/mediatek/
Dclk-mtk.h186 unsigned char clk_divider_flags; member
Dclk-mtk.c277 mcd->div_width, mcd->clk_divider_flags, lock); in mtk_clk_register_dividers()