Home
last modified time | relevance | path

Searched refs:cqe_sz (Results 1 – 8 of 8) sorted by relevance

/drivers/infiniband/hw/mlx5/
Dcq.c83 cqe64 = (cq->mcq.cqe_sz == 64) ? cqe : cqe + 64; in get_sw_cqe()
440 cqe64 = (cq->mcq.cqe_sz == 64) ? cqe : cqe + 64; in mlx5_poll_one()
836 cq->mcq.cqe_sz = cqe_size; in create_cq_kernel()
947 MLX5_SET(cqc, cqc, cqe_sz, in mlx5_ib_create_cq()
1037 cqe64 = (cq->mcq.cqe_sz == 64) ? cqe : cqe + 64; in __mlx5_ib_cq_clean()
1044 dest64 = (cq->mcq.cqe_sz == 64) ? dest : dest + 64; in __mlx5_ib_cq_clean()
1046 memcpy(dest, cqe, cq->mcq.cqe_sz); in __mlx5_ib_cq_clean()
1284 MLX5_SET(cqc, cqc, cqe_sz, in mlx5_ib_resize_cq()
/drivers/net/ethernet/mellanox/mlx5/core/
Dwq.c164 u8 log_wq_stride = MLX5_GET(cqc, cqc, cqe_sz) == CQE_STRIDE_64 ? 6 : 7; in mlx5_cqwq_create()
Den_main.c1532 mcq->cqe_sz = 64; in mlx5e_alloc_cq_common()
2215 MLX5_SET(cqc, cqc, cqe_sz, CQE_STRIDE_128_PAD); in mlx5e_build_common_cq_param()
/drivers/net/ethernet/mellanox/mlx4/
Dmlx4_en.h660 static inline struct mlx4_cqe *mlx4_en_get_cqe(void *buf, int idx, int cqe_sz) in mlx4_en_get_cqe() argument
662 return buf + idx * cqe_sz; in mlx4_en_get_cqe()
/drivers/crypto/hisilicon/
Dqm.c149 #define QM_MK_CQC_DW3_V1(hop_num, pg_sz, buf_sz, cqe_sz) \ argument
153 ((cqe_sz) << QM_CQ_CQE_SIZE_SHIFT))
155 #define QM_MK_CQC_DW3_V2(cqe_sz) \ argument
156 ((QM_Q_DEPTH - 1) | ((cqe_sz) << QM_CQ_CQE_SIZE_SHIFT))
/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_send.c759 cq->mcq.cqe_sz = 64; in dr_create_cq()
/drivers/net/ethernet/mellanox/mlx5/core/fpga/
Dconn.c489 conn->cq.mcq.cqe_sz = 64; in mlx5_fpga_conn_create_cq()
/drivers/infiniband/hw/bnxt_re/
Dib_verbs.c3645 resp.cqe_sz = sizeof(struct cq_base); in bnxt_re_alloc_ucontext()