Searched refs:dispclk_mhz (Results 1 – 13 of 13) sorted by relevance
| /drivers/gpu/drm/amd/display/dc/dml/ |
| D | display_mode_structs.h | 63 double dispclk_mhz; member
341 double dispclk_mhz; member
|
| D | display_mode_vba.c | 263 mode_lib->vba.MaxDispclk[i] = soc->clock_limits[i].dispclk_mhz; in fetch_socbb_params()
815 if (mode_lib->vba.cache_pipes[0].clks_cfg.dispclk_mhz > 0.0) in ModeSupportAndSystemConfiguration()
816 mode_lib->vba.DISPCLK = mode_lib->vba.cache_pipes[0].clks_cfg.dispclk_mhz; in ModeSupportAndSystemConfiguration()
818 mode_lib->vba.DISPCLK = soc->clock_limits[mode_lib->vba.VoltageLevel].dispclk_mhz; in ModeSupportAndSystemConfiguration()
|
| D | dml1_display_rq_dlg_calc.c | 1002 double dispclk_freq_in_mhz = e2e_pipe_param.clks_cfg.dispclk_mhz; in dml1_rq_dlg_get_dlg_params()
|
| /drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_resource.c | 167 .dispclk_mhz = 513.0,
178 .dispclk_mhz = 642.0,
189 .dispclk_mhz = 734.0,
200 .dispclk_mhz = 1100.0,
211 .dispclk_mhz = 1284.0,
223 .dispclk_mhz = 1284.0,
2531 …pipes[pipe_cnt].clks_cfg.dispclk_mhz = context->bw_ctx.dml.vba.RequiredDISPCLK[vlevel][context->bw… in dcn20_calculate_wm()
2553 pipes[pipe_cnt].clks_cfg.dispclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dispclk_mhz; in dcn20_calculate_wm()
2556 if (dc->debug.min_disp_clk_khz > pipes[pipe_cnt].clks_cfg.dispclk_mhz * 1000) in dcn20_calculate_wm()
2557 pipes[pipe_cnt].clks_cfg.dispclk_mhz = dc->debug.min_disp_clk_khz / 1000.0; in dcn20_calculate_wm()
[all …]
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_socbb.h | 33 uint32_t dispclk_mhz; member
|
| /drivers/gpu/drm/amd/display/dc/dcn21/ |
| D | dcn21_resource.c | 164 .dispclk_mhz = 618.0,
175 .dispclk_mhz = 618.0,
186 .dispclk_mhz = 888.0,
197 .dispclk_mhz = 1015.0,
208 .dispclk_mhz = 1015.0,
220 .dispclk_mhz = 1015.0,
996 …pipes[pipe_cnt].clks_cfg.dispclk_mhz = context->bw_ctx.dml.vba.RequiredDISPCLK[vlevel_req][context… in dcn21_calculate_wm()
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| D | display_rq_dlg_calc_20v2.c | 796 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml20v2_rq_dlg_get_dlg_params()
|
| D | display_rq_dlg_calc_20.c | 796 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml20_rq_dlg_get_dlg_params()
|
| D | display_mode_vba_20.c | 1259 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states].dispclk_mhz, in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|
| D | display_mode_vba_20v2.c | 1318 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states].dispclk_mhz, in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| D | display_rq_dlg_calc_21.c | 843 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml_rq_dlg_get_dlg_params()
|
| D | display_mode_vba_21.c | 1638 mode_lib->vba.soc.clock_limits[mode_lib->vba.soc.num_states - 1].dispclk_mhz, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|
| /drivers/gpu/drm/amd/display/dc/calcs/ |
| D | dcn_calcs.c | 481 input.clks_cfg.dispclk_mhz = v->dispclk; in dcn_bw_calc_rq_dlg_ttu()
|