Home
last modified time | relevance | path

Searched refs:dm_pp_clocks_state (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/amd/display/dc/
Ddm_services_types.h39 enum dm_pp_clocks_state { enum
62 enum dm_pp_clocks_state clock_state;
249 enum dm_pp_clocks_state power_level;
262 enum dm_pp_clocks_state max_clocks_state;
/drivers/gpu/drm/amd/display/dc/inc/hw/
Dclk_mgr_internal.h260 enum dm_pp_clocks_state max_clks_state;
261 enum dm_pp_clocks_state cur_min_clks_state;
/drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/
Ddce_clk_mgr.c194 enum dm_pp_clocks_state dce_get_required_clocks_state( in dce_get_required_clocks_state()
200 enum dm_pp_clocks_state low_req_clk; in dce_get_required_clocks_state()
288 enum dm_pp_clocks_state clk_state = DM_PP_CLOCKS_STATE_INVALID; in dce_clock_read_integrated_info()
Ddce_clk_mgr.h35 enum dm_pp_clocks_state dce_get_required_clocks_state(
/drivers/gpu/drm/amd/display/dc/dce/
Ddce_clk_mgr.c213 static enum dm_pp_clocks_state dce_get_required_clocks_state( in dce_get_required_clocks_state()
219 enum dm_pp_clocks_state low_req_clk; in dce_get_required_clocks_state()
363 enum dm_pp_clocks_state clk_state = DM_PP_CLOCKS_STATE_INVALID; in dce_clock_read_integrated_info()
/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_pp_smu.c223 static enum dm_pp_clocks_state pp_to_dc_powerlevel_state( in pp_to_dc_powerlevel_state()