Home
last modified time | relevance | path

Searched refs:dst_y_per_meta_row_nom_l (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_rq_dlg_helpers.c278 dlg_regs.dst_y_per_meta_row_nom_l); in print__dlg_regs_st()
Ddisplay_mode_structs.h435 unsigned int dst_y_per_meta_row_nom_l; member
Ddml1_display_rq_dlg_calc.c1553 disp_dlg_regs->dst_y_per_meta_row_nom_l = (unsigned int) ((double) meta_row_height_l in dml1_rq_dlg_get_dlg_params()
1555 ASSERT(disp_dlg_regs->dst_y_per_meta_row_nom_l < (unsigned int) dml_pow(2, 17)); in dml1_rq_dlg_get_dlg_params()
1557 …disp_dlg_regs->dst_y_per_meta_row_nom_c = disp_dlg_regs->dst_y_per_meta_row_nom_l; /* dcc for 4:2:… in dml1_rq_dlg_get_dlg_params()
/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_rq_dlg_calc_20v2.c1461 disp_dlg_regs->dst_y_per_meta_row_nom_l = (unsigned int) ((double) meta_row_height_l in dml20v2_rq_dlg_get_dlg_params()
1463 ASSERT(disp_dlg_regs->dst_y_per_meta_row_nom_l < (unsigned int) dml_pow(2, 17)); in dml20v2_rq_dlg_get_dlg_params()
1465 …disp_dlg_regs->dst_y_per_meta_row_nom_c = disp_dlg_regs->dst_y_per_meta_row_nom_l; // TODO: dcc fo… in dml20v2_rq_dlg_get_dlg_params()
Ddisplay_rq_dlg_calc_20.c1461 disp_dlg_regs->dst_y_per_meta_row_nom_l = (unsigned int) ((double) meta_row_height_l in dml20_rq_dlg_get_dlg_params()
1463 ASSERT(disp_dlg_regs->dst_y_per_meta_row_nom_l < (unsigned int) dml_pow(2, 17)); in dml20_rq_dlg_get_dlg_params()
1465 …disp_dlg_regs->dst_y_per_meta_row_nom_c = disp_dlg_regs->dst_y_per_meta_row_nom_l; // TODO: dcc fo… in dml20_rq_dlg_get_dlg_params()
/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_rq_dlg_calc_21.c1557 disp_dlg_regs->dst_y_per_meta_row_nom_l = (unsigned int) ((double) meta_row_height_l in dml_rq_dlg_get_dlg_params()
1559 ASSERT(disp_dlg_regs->dst_y_per_meta_row_nom_l < (unsigned int)dml_pow(2, 17)); in dml_rq_dlg_get_dlg_params()
1561 …disp_dlg_regs->dst_y_per_meta_row_nom_c = disp_dlg_regs->dst_y_per_meta_row_nom_l; // TODO: dcc fo… in dml_rq_dlg_get_dlg_params()
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hubp.c614 DST_Y_PER_META_ROW_NOM_L, dlg_attr->dst_y_per_meta_row_nom_l); in hubp1_program_deadline()
910 DST_Y_PER_META_ROW_NOM_L, &dlg_attr->dst_y_per_meta_row_nom_l); in hubp1_read_state_common()
Ddcn10_hw_sequencer_debug.c270 dlg_regs->refcyc_per_pte_group_nom_c, dlg_regs->dst_y_per_meta_row_nom_l, in dcn10_get_dlg_states()
Ddcn10_hw_sequencer.c210 dlg_regs->refcyc_per_pte_group_nom_c, dlg_regs->dst_y_per_meta_row_nom_l, in dcn10_log_hubp_states()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubp.c115 DST_Y_PER_META_ROW_NOM_L, dlg_attr->dst_y_per_meta_row_nom_l); in hubp2_program_deadline()
1108 DST_Y_PER_META_ROW_NOM_L, &dlg_attr->dst_y_per_meta_row_nom_l); in hubp2_read_state_common()