Home
last modified time | relevance | path

Searched refs:hw_addr (Results 1 – 25 of 118) sorted by relevance

12345

/drivers/net/ethernet/atheros/atlx/
Datl1.c262 iowrite32(MASTER_CTRL_SOFT_RST, hw->hw_addr + REG_MASTER_CTRL); in atl1_reset_hw()
263 ioread32(hw->hw_addr + REG_MASTER_CTRL); in atl1_reset_hw()
265 iowrite16(1, hw->hw_addr + REG_PHY_ENABLE); in atl1_reset_hw()
266 ioread16(hw->hw_addr + REG_PHY_ENABLE); in atl1_reset_hw()
273 icr = ioread32(hw->hw_addr + REG_IDLE_STATUS); in atl1_reset_hw()
299 value = ioread32(hw->hw_addr + REG_SPI_FLASH_CTRL); in atl1_check_eeprom_exist()
302 iowrite32(value, hw->hw_addr + REG_SPI_FLASH_CTRL); in atl1_check_eeprom_exist()
305 value = ioread16(hw->hw_addr + REG_PCIE_CAP_LIST); in atl1_check_eeprom_exist()
318 iowrite32(0, hw->hw_addr + REG_VPD_DATA); in atl1_read_eeprom()
320 iowrite32(control, hw->hw_addr + REG_VPD_CAP); in atl1_read_eeprom()
[all …]
Datlx.c122 rctl = ioread32(hw->hw_addr + REG_MAC_CTRL); in atlx_set_multi()
131 iowrite32(rctl, hw->hw_addr + REG_MAC_CTRL); in atlx_set_multi()
134 iowrite32(0, hw->hw_addr + REG_RX_HASH_TABLE); in atlx_set_multi()
135 iowrite32(0, (hw->hw_addr + REG_RX_HASH_TABLE) + (1 << 2)); in atlx_set_multi()
147 iowrite32(imr, adapter->hw.hw_addr + REG_IMR); in atlx_imr_set()
148 ioread32(adapter->hw.hw_addr + REG_IMR); in atlx_imr_set()
228 ctrl = ioread32(adapter->hw.hw_addr + REG_MAC_CTRL); in atlx_vlan_mode()
230 iowrite32(ctrl, adapter->hw.hw_addr + REG_MAC_CTRL); in atlx_vlan_mode()
Datl2.h39 ((a)->hw_addr + (reg))))
41 #define ATL2_WRITE_FLUSH(a) (ioread32((a)->hw_addr))
43 #define ATL2_READ_REG(a, reg) (ioread32((a)->hw_addr + (reg)))
46 ((a)->hw_addr + (reg))))
48 #define ATL2_READ_REGB(a, reg) (ioread8((a)->hw_addr + (reg)))
51 ((a)->hw_addr + (reg))))
53 #define ATL2_READ_REGW(a, reg) (ioread16((a)->hw_addr + (reg)))
56 (iowrite32((value), (((a)->hw_addr + (reg)) + ((offset) << 2))))
59 (ioread32(((a)->hw_addr + (reg)) + ((offset) << 2)))
367 u8 __iomem *hw_addr; member
/drivers/net/ethernet/intel/e1000/
De1000_osdep.h29 (readl(hw->hw_addr + ((hw->mac_type >= e1000_82543) \
33 (writel((value), (hw->hw_addr + ((hw->mac_type >= e1000_82543) \
37 writel((value), ((a)->hw_addr + \
42 readl((a)->hw_addr + \
50 writew((value), ((a)->hw_addr + \
55 readw((a)->hw_addr + \
60 writeb((value), ((a)->hw_addr + \
65 readb((a)->hw_addr + \
/drivers/net/wireless/intel/iwlwifi/
Diwl-nvm-parse.c781 const u8 *hw_addr; in iwl_flip_hw_address() local
783 hw_addr = (const u8 *)&mac_addr0; in iwl_flip_hw_address()
784 dest[0] = hw_addr[3]; in iwl_flip_hw_address()
785 dest[1] = hw_addr[2]; in iwl_flip_hw_address()
786 dest[2] = hw_addr[1]; in iwl_flip_hw_address()
787 dest[3] = hw_addr[0]; in iwl_flip_hw_address()
789 hw_addr = (const u8 *)&mac_addr1; in iwl_flip_hw_address()
790 dest[4] = hw_addr[1]; in iwl_flip_hw_address()
791 dest[5] = hw_addr[0]; in iwl_flip_hw_address()
804 iwl_flip_hw_address(mac_addr0, mac_addr1, data->hw_addr); in iwl_set_hw_address_from_csr()
[all …]
/drivers/net/ethernet/intel/fm10k/
Dfm10k_common.h9 #define FM10K_REMOVED(hw_addr) unlikely(!(hw_addr)) argument
20 u32 __iomem *hw_addr = READ_ONCE((hw)->hw_addr); \
21 if (!FM10K_REMOVED(hw_addr)) \
22 writel((val), &hw_addr[(reg)]); \
/drivers/net/ethernet/atheros/atl1c/
Datl1c.h355 u8 __iomem *hw_addr; /* inner register address */ member
547 writel((value), ((a)->hw_addr + reg)))
550 readl((a)->hw_addr))
554 readl((a)->hw_addr + reg); \
555 *(u32 *)pdata = readl((a)->hw_addr + reg); \
557 *(u32 *)pdata = readl((a)->hw_addr + reg); \
562 writeb((value), ((a)->hw_addr + reg)))
565 readb((a)->hw_addr + reg))
568 writew((value), ((a)->hw_addr + reg)))
572 readw((a)->hw_addr + reg); \
[all …]
/drivers/net/ethernet/micrel/
Dks8842.c151 void __iomem *hw_addr; member
168 iowrite32(1, adapter->hw_addr + REQ_TIMB_DMA_RESUME); in ks8842_resume_dma()
173 iowrite16(bank, adapter->hw_addr + REG_SELECT_BANK); in ks8842_select_bank()
180 iowrite8(value, adapter->hw_addr + offset); in ks8842_write8()
187 iowrite16(value, adapter->hw_addr + offset); in ks8842_write16()
195 reg = ioread16(adapter->hw_addr + offset); in ks8842_enable_bits()
197 iowrite16(reg, adapter->hw_addr + offset); in ks8842_enable_bits()
205 reg = ioread16(adapter->hw_addr + offset); in ks8842_clear_bits()
207 iowrite16(reg, adapter->hw_addr + offset); in ks8842_clear_bits()
214 iowrite32(value, adapter->hw_addr + offset); in ks8842_write32()
[all …]
Dks8851_mll.c116 void __iomem *hw_addr; member
173 data = ioread16(ks->hw_addr); in ks_rdreg8()
189 return ioread16(ks->hw_addr); in ks_rdreg16()
205 iowrite16(value_write, ks->hw_addr); in ks_wrreg8()
220 iowrite16(value, ks->hw_addr); in ks_wrreg16()
234 *wptr++ = (u16)ioread16(ks->hw_addr); in ks_inblk()
248 iowrite16(*wptr++, ks->hw_addr); in ks_outblk()
442 ioread8(ks->hw_addr); in ks_read_qmu()
1242 ks->hw_addr = devm_platform_ioremap_resource(pdev, 0); in ks8851_probe()
1243 if (IS_ERR(ks->hw_addr)) { in ks8851_probe()
[all …]
/drivers/net/ethernet/intel/iavf/
Diavf_osdep.h22 #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
23 #define rd32(a, reg) readl((a)->hw_addr + (reg))
25 #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
26 #define rd64(a, reg) readq((a)->hw_addr + (reg))
27 #define iavf_flush(a) readl((a)->hw_addr + IAVF_VFGEN_RSTAT)
/drivers/net/ethernet/atheros/atl1e/
Datl1e.h302 u8 __iomem *hw_addr; /* inner register address */ member
458 writel((value), ((a)->hw_addr + reg)))
461 readl((a)->hw_addr))
464 readl((a)->hw_addr + reg))
467 writeb((value), ((a)->hw_addr + reg)))
470 readb((a)->hw_addr + reg))
473 writew((value), ((a)->hw_addr + reg)))
476 readw((a)->hw_addr + reg))
479 writel((value), (((a)->hw_addr + reg) + ((offset) << 2))))
482 readl(((a)->hw_addr + reg) + ((offset) << 2)))
/drivers/net/ethernet/intel/i40e/
Di40e_osdep.h26 #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
27 #define rd32(a, reg) readl((a)->hw_addr + (reg))
29 #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
30 #define rd64(a, reg) readq((a)->hw_addr + (reg))
31 #define i40e_flush(a) readl((a)->hw_addr + I40E_GLGEN_STAT)
/drivers/net/ethernet/qlogic/qed/
Dqed_hw.c191 struct qed_ptt *p_ptt, u32 hw_addr) in qed_set_ptt() argument
196 offset = hw_addr - win_hw_addr; in qed_set_ptt()
204 if (hw_addr < win_hw_addr || in qed_set_ptt()
206 qed_ptt_set_win(p_hwfn, p_ptt, hw_addr); in qed_set_ptt()
227 u32 hw_addr, u32 val) in qed_wr() argument
229 u32 bar_addr = qed_set_ptt(p_hwfn, p_ptt, hw_addr); in qed_wr()
234 bar_addr, hw_addr, val); in qed_wr()
239 u32 hw_addr) in qed_rd() argument
241 u32 bar_addr = qed_set_ptt(p_hwfn, p_ptt, hw_addr); in qed_rd()
246 bar_addr, hw_addr, val); in qed_rd()
[all …]
Dqed_hw.h164 u32 hw_addr,
177 u32 hw_addr);
192 u32 hw_addr,
207 u32 hw_addr,
/drivers/net/ethernet/intel/ixgb/
Dixgb_osdep.h24 writel((value), ((a)->hw_addr + IXGB_##reg)))
27 readl((a)->hw_addr + IXGB_##reg))
30 writel((value), ((a)->hw_addr + IXGB_##reg + ((offset) << 2))))
33 readl((a)->hw_addr + IXGB_##reg + ((offset) << 2)))
/drivers/gpu/drm/via/
Dvia_dma.c92 uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; in via_cmdbuf_space() local
94 return ((hw_addr <= dev_priv->dma_low) ? in via_cmdbuf_space()
95 (dev_priv->dma_high + hw_addr - dev_priv->dma_low) : in via_cmdbuf_space()
96 (hw_addr - dev_priv->dma_low)); in via_cmdbuf_space()
106 uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; in via_cmdbuf_lag() local
108 return ((hw_addr <= dev_priv->dma_low) ? in via_cmdbuf_lag()
109 (dev_priv->dma_low - hw_addr) : in via_cmdbuf_lag()
110 (dev_priv->dma_wrap + dev_priv->dma_low - hw_addr)); in via_cmdbuf_lag()
121 uint32_t cur_addr, hw_addr, next_addr; in via_cmdbuf_wait() local
129 hw_addr = *hw_addr_ptr - agp_base; in via_cmdbuf_wait()
[all …]
/drivers/net/ethernet/intel/igbvf/
Dregs.h76 #define er32(reg) readl(hw->hw_addr + E1000_##reg)
77 #define ew32(reg, val) writel((val), hw->hw_addr + E1000_##reg)
79 readl(hw->hw_addr + E1000_##reg + (offset << 2))
81 writel((val), hw->hw_addr + E1000_##reg + (offset << 2))
/drivers/net/ethernet/intel/ice/
Dice_osdep.h13 #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
14 #define rd32(a, reg) readl((a)->hw_addr + (reg))
15 #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
16 #define rd64(a, reg) readq((a)->hw_addr + (reg))
/drivers/net/ethernet/atheros/alx/
Dhw.h466 u8 __iomem *hw_addr; member
518 writeb(val, hw->hw_addr + reg); in alx_write_mem8()
523 writew(val, hw->hw_addr + reg); in alx_write_mem16()
528 return readw(hw->hw_addr + reg); in alx_read_mem16()
533 writel(val, hw->hw_addr + reg); in alx_write_mem32()
538 return readl(hw->hw_addr + reg); in alx_read_mem32()
543 readl(hw->hw_addr); in alx_post_write()
/drivers/net/ethernet/intel/igc/
Digc_regs.h225 u8 __iomem *hw_addr = READ_ONCE((hw)->hw_addr); \
226 if (!IGC_REMOVED(hw_addr)) \
227 writel((val), &hw_addr[(reg)]); \
/drivers/net/fddi/
Ddefza.c319 fza_writes(&hw_addr_purger, &buf->cam.hw_addr[i++], in fza_cmd_send()
320 sizeof(*buf->cam.hw_addr)); in fza_cmd_send()
321 fza_writes(&hw_addr_beacon, &buf->cam.hw_addr[i++], in fza_cmd_send()
322 sizeof(*buf->cam.hw_addr)); in fza_cmd_send()
326 fza_writes(ha->addr, &buf->cam.hw_addr[i++], in fza_cmd_send()
327 sizeof(*buf->cam.hw_addr)); in fza_cmd_send()
330 fza_zeros(&buf->cam.hw_addr[i++], in fza_cmd_send()
331 sizeof(*buf->cam.hw_addr)); in fza_cmd_send()
1292 uint hw_addr[2]; in fza_probe() local
1382 fza_reads(&init->hw_addr, &hw_addr, sizeof(hw_addr)); in fza_probe()
[all …]
/drivers/crypto/cavium/cpt/
Dcpt_common.h143 static inline void cpt_write_csr64(u8 __iomem *hw_addr, u64 offset, in cpt_write_csr64() argument
146 writeq(val, hw_addr + offset); in cpt_write_csr64()
149 static inline u64 cpt_read_csr64(u8 __iomem *hw_addr, u64 offset) in cpt_read_csr64() argument
151 return readq(hw_addr + offset); in cpt_read_csr64()
/drivers/net/ethernet/cavium/liquidio/
Dcn23xx_vf_device.c121 inst_cnt_reg = (u8 *)oct->mmio[0].hw_addr + in cn23xx_vf_setup_global_input_regs()
226 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_IQ_DOORBELL(iq_no); in cn23xx_setup_vf_iq_regs()
228 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_IQ_INSTR_COUNT64(iq_no); in cn23xx_setup_vf_iq_regs()
258 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_OQ_PKTS_SENT(oq_no); in cn23xx_setup_vf_oq_regs()
260 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_OQ_PKTS_CREDIT(oq_no); in cn23xx_setup_vf_oq_regs()
298 (u8 *)oct->mmio[0].hw_addr + CN23XX_VF_SLI_PKT_MBOX_INT(0); in cn23xx_setup_vf_mbox()
301 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_PKT_PF_VF_MBOX_SIG(0, 0); in cn23xx_setup_vf_mbox()
304 (u8 *)oct->mmio[0].hw_addr + CN23XX_SLI_PKT_PF_VF_MBOX_SIG(0, 1); in cn23xx_setup_vf_mbox()
Docteon_main.h98 iounmap(oct->mmio[baridx].hw_addr); in octeon_unmap_pci_barx()
131 oct->mmio[baridx].hw_addr = in octeon_map_pci_barx()
139 if (!oct->mmio[baridx].hw_addr) { in octeon_map_pci_barx()
/drivers/net/ethernet/intel/igb/
De1000_regs.h358 u8 __iomem *hw_addr = READ_ONCE((hw)->hw_addr); \
359 if (!E1000_REMOVED(hw_addr)) \
360 writel((val), &hw_addr[(reg)]); \

12345