Home
last modified time | relevance | path

Searched refs:mask_en (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Damdgpu_vcn.h103 #define RREG32_SOC15_DPG_MODE_2_0(offset, mask_en) \ argument
107 mask_en << UVD_DPG_LMA_CTL__MASK_EN__SHIFT | \
112 #define WREG32_SOC15_DPG_MODE_2_0(offset, value, mask_en, indirect) \ argument
118 mask_en << UVD_DPG_LMA_CTL__MASK_EN__SHIFT | \
/drivers/gpu/drm/amd/display/include/
Dgpio_types.h84 uint32_t mask_en; member
/drivers/gpu/drm/amd/display/dc/gpio/dcn20/
Dhw_translate_dcn20.c354 info->mask_en = info->mask; in id_to_offset()
/drivers/gpu/drm/amd/display/dc/gpio/dce110/
Dhw_translate_dce110.c361 info->mask_en = info->mask; in id_to_offset()
/drivers/gpu/drm/amd/display/dc/gpio/dcn21/
Dhw_translate_dcn21.c357 info->mask_en = info->mask; in id_to_offset()
/drivers/gpu/drm/amd/display/dc/gpio/dce80/
Dhw_translate_dce80.c395 info->mask_en = info->mask; in id_to_offset()
/drivers/gpu/drm/amd/display/dc/gpio/dcn10/
Dhw_translate_dcn10.c383 info->mask_en = info->mask; in id_to_offset()
/drivers/gpu/drm/amd/display/dc/gpio/dce120/
Dhw_translate_dce120.c383 info->mask_en = info->mask; in id_to_offset()
/drivers/gpu/drm/amd/display/dc/bios/
Dbios_parser2.c551 info->mask_en = info->mask + 1; in bios_parser_get_gpio_pin_info()
Dbios_parser.c1818 info->mask_en = info->mask + 1; in bios_parser_get_gpio_pin_info()
/drivers/net/ethernet/hisilicon/hns3/
Dhns3_enet.c170 u32 mask_en) in hns3_mask_vector_irq() argument
172 writel(mask_en, tqp_vector->mask_addr); in hns3_mask_vector_irq()