Home
last modified time | relevance | path

Searched refs:min_dcef_deep_sleep_set_clk (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/amd/include/
Ddm_pp_interface.h110 uint32_t min_dcef_deep_sleep_set_clk; member
/drivers/gpu/drm/amd/powerplay/hwmgr/
Dhardwaremanager.c299 hwmgr->hwmgr_func->set_min_deep_sleep_dcefclk(hwmgr, display_config->min_dcef_deep_sleep_set_clk); in phm_store_dal_configuration_data()
Dvega12_hwmgr.c1487 min_clocks.dcefClockInSR = hwmgr->display_config->min_dcef_deep_sleep_set_clk; in vega12_notify_smc_display_config_after_ps_adjustment()
Dvega20_hwmgr.c2301 min_clocks.dcefClockInSR = hwmgr->display_config->min_dcef_deep_sleep_set_clk; in vega20_notify_smc_display_config_after_ps_adjustment()
Dvega10_hwmgr.c3932 min_clocks.dcefClockInSR = hwmgr->display_config->min_dcef_deep_sleep_set_clk; in vega10_notify_smc_display_config_after_ps_adjustment()
/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_pp_smu.c75 adev->pm.pm_display_cfg.min_dcef_deep_sleep_set_clk = in dm_pp_apply_display_requirements()
/drivers/gpu/drm/amd/powerplay/
Damdgpu_smu.c1417 display_config->min_dcef_deep_sleep_set_clk / 100); in smu_display_configuration_change()
Dnavi10_ppt.c1260 min_clocks.dcef_clock_in_sr = smu->display_config->min_dcef_deep_sleep_set_clk; in navi10_notify_smc_dispaly_config()
Dvega20_ppt.c2260 min_clocks.dcef_clock_in_sr = smu->display_config->min_dcef_deep_sleep_set_clk; in vega20_notify_smc_dispaly_config()