Home
last modified time | relevance | path

Searched refs:pixclock (Results 1 – 25 of 117) sorted by relevance

12345

/drivers/video/fbdev/i810/
Di810_dvt.c215 static int i810fb_find_best_mode(u32 xres, u32 yres, u32 pixclock) in i810fb_find_best_mode() argument
222 if (std_modes[i].pixclock <= pixclock) in i810fb_find_best_mode()
223 diff = pixclock - std_modes[i].pixclock; in i810fb_find_best_mode()
236 u32 i_best = i810fb_find_best_mode(xres, yres, par->regs.pixclock); in i810fb_encode_registers()
248 u32 mode, pixclock; in i810fb_fill_var_timings() local
253 pixclock = 1000000000 / var->pixclock; in i810fb_fill_var_timings()
254 mode = i810fb_find_best_mode(xres, yres, pixclock); in i810fb_fill_var_timings()
259 var->pixclock = 1000000000 / std_modes[mode].pixclock; in i810fb_fill_var_timings()
Di810_gtf.c228 u32 i, size = 0, pixclock, wm_best = 0, min, diff; in i810_get_watermark() local
262 pixclock = 1000000/var->pixclock; in i810_get_watermark()
265 if (pixclock <= wmark[i].freq) in i810_get_watermark()
266 diff = wmark[i].freq - pixclock; in i810_get_watermark()
268 diff = pixclock - wmark[i].freq; in i810_get_watermark()
/drivers/video/fbdev/matrox/
Dmatroxfb_g450.c246 unsigned int pixclock; in computeRegs() local
267 mt->pixclock = g450_mnp2f(minfo, mnp); in computeRegs()
271 pixclock = 1000000000U / mt->pixclock; in computeRegs()
273 dprintk(KERN_DEBUG "Got %u ps pixclock\n", pixclock); in computeRegs()
276 do_div(piic, mt->pixclock); in computeRegs()
285 hbp = (((outd->h_b_porch + pixclock) / pixclock)) & ~1; in computeRegs()
286 hfp = (((outd->h_f_porch + pixclock) / pixclock)) & ~1; in computeRegs()
287 hsl = (((outd->h_sync + pixclock) / pixclock)) & ~1; in computeRegs()
308 r->regs[0x09] = (outd->burst + pixclock - 1) / pixclock; /* burst length */ in computeRegs()
552 …mt->mnp = matroxfb_g450_setclk(minfo, mt->pixclock, (mt->crtc == MATROXFB_SRC_CRTC1) ? M_PIXEL_PLL… in matroxfb_g450_compute()
[all …]
Dmatroxfb_misc.c108 unsigned int pixclock = var->pixclock; in matroxfb_var2my() local
112 if (!pixclock) pixclock = 10000; /* 10ns = 100MHz */ in matroxfb_var2my()
113 mt->pixclock = 1000000000 / pixclock; in matroxfb_var2my()
114 if (mt->pixclock < 1) mt->pixclock = 1; in matroxfb_var2my()
/drivers/video/fbdev/
Dmacmodes.c113 "mac1", 60, 512, 384, pixclock, left, right, upper, lower, hslen, vslen,
117 "mac3", 50, 640, 480, pixclock, left, right, upper, lower, hslen, vslen,
121 "mac4", 60, 640, 480, pixclock, left, right, upper, lower, hslen, vslen,
125 "mac8", 50, 768, 576, pixclock, left, right, upper, lower, hslen, vslen,
277 var->pixclock = mode->pixclock; in mac_vmode_to_var()
328 if (var->pixclock > mode->pixclock) in mac_var_to_vmode()
344 if (var->pixclock > mode->pixclock) in mac_var_to_vmode()
Dasiliantfb.c112 unsigned pixclock = *ppixclock; in asiliant_calc_dclk2() local
113 unsigned Ftarget = 1000000 * (1000000 / pixclock); in asiliant_calc_dclk2()
123 ratio = 1000000 / pixclock; in asiliant_calc_dclk2()
124 remainder = 1000000 % pixclock; in asiliant_calc_dclk2()
125 Ftarget = 1000000 * ratio + (1000000 * remainder) / pixclock; in asiliant_calc_dclk2()
170 *ppixclock = pixclock; in asiliant_calc_dclk2()
186 if ((p->var.xres == 640) && (p->var.yres == 480) && (p->var.pixclock == 39722)) { in asiliant_set_timing()
230 ratio = 1000000 / var->pixclock; in asiliantfb_check_var()
231 remainder = 1000000 % var->pixclock; in asiliantfb_check_var()
232 Ftarget = 1000000 * ratio + (1000000 * remainder) / var->pixclock; in asiliantfb_check_var()
[all …]
Dda8xx-fb.c193 .pixclock = KHZ2PICOS(4607),
207 .pixclock = KHZ2PICOS(7833),
222 .pixclock = KHZ2PICOS(7833),
237 .pixclock = KHZ2PICOS(6400),
725 unsigned pixclock, in da8xx_fb_calc_clk_divider() argument
730 pixclock = PICOS2KHZ(pixclock) * 1000; in da8xx_fb_calc_clk_divider()
734 if (pixclock < (*lcdc_clk_rate / CLK_MAX_DIV)) { in da8xx_fb_calc_clk_divider()
736 pixclock * CLK_MAX_DIV); in da8xx_fb_calc_clk_divider()
738 } else if (pixclock > (*lcdc_clk_rate / CLK_MIN_DIV)) { in da8xx_fb_calc_clk_divider()
740 pixclock * CLK_MIN_DIV); in da8xx_fb_calc_clk_divider()
[all …]
Dfsl-diu-fb.c60 .pixclock = 15385,
74 .pixclock = 79440,
88 .pixclock = 39722,
102 .pixclock = 32052,
116 .pixclock = 31747,
130 .pixclock = 25057,
144 .pixclock = 22272,
158 .pixclock = 33805,
172 .pixclock = 25000,
186 .pixclock = 31518,
[all …]
Dvga16fb.c77 .pixclock = 39721,
246 unsigned int pixclock, in vga16fb_clock_chip() argument
251 u32 pixclock; in vga16fb_clock_chip() member
262 pixclock = (pixclock * mul) / div; in vga16fb_clock_chip()
264 err = pixclock - best->pixclock; in vga16fb_clock_chip()
266 for (ptr = vgaclocks + 1; ptr->pixclock; ptr++) { in vga16fb_clock_chip()
269 tmp = pixclock - ptr->pixclock; in vga16fb_clock_chip()
278 pixclock = (best->pixclock * div) / mul; in vga16fb_clock_chip()
500 vga16fb_clock_chip(par, var->pixclock, info, 1, 2); in vga16fb_check_var()
503 vga16fb_clock_chip(par, var->pixclock, info, 1, 1); in vga16fb_check_var()
Dgbefb.c105 .pixclock = 39722, /* picoseconds */
136 .pixclock = 9353,
153 .pixclock = 39722,
168 .pixclock = 9353,
460 int pixclock; in compute_gbe_timing() local
478 pixclock = (1000000 / gbe_pll->clock_rate) * in compute_gbe_timing()
481 error = var->pixclock - pixclock; in compute_gbe_timing()
501 pixclock = (1000000 / gbe_pll->clock_rate) * in compute_gbe_timing()
529 return pixclock; in compute_gbe_timing()
925 var->pixclock = ret; in gbefb_check_var()
Dau1200fb.c1040 u32 pixclock; in au1200fb_fb_check_var() local
1067 pixclock = max((u32)(PICOS2KHZ(var->pixclock) * 1000), fbi->monspecs.dclkmin); in au1200fb_fb_check_var()
1068 pixclock = min3(pixclock, fbi->monspecs.dclkmax, (u32)AU1200_LCD_MAX_CLK/2); in au1200fb_fb_check_var()
1070 if (AU1200_LCD_MAX_CLK % pixclock) { in au1200fb_fb_check_var()
1071 int diff = AU1200_LCD_MAX_CLK % pixclock; in au1200fb_fb_check_var()
1072 pixclock -= diff; in au1200fb_fb_check_var()
1075 var->pixclock = KHZ2PICOS(pixclock/1000); in au1200fb_fb_check_var()
1078 int pcd = AU1200_LCD_MAX_CLK / (pixclock * 2) - 1; in au1200fb_fb_check_var()
1083 var->pixclock = KHZ2PICOS(6000); in au1200fb_fb_check_var()
1086 var->pixclock = KHZ2PICOS(12000); in au1200fb_fb_check_var()
Dmx3fb.c139 .pixclock = 185925,
157 .pixclock = 185925,
175 .pixclock = 38255,
191 .pixclock = 37538,
207 .pixclock = 37538,
223 .pixclock = 40574,
846 (u32) (PICOS2KHZ(fbi->var.pixclock) * 1000UL)); in __set_par()
849 (PICOS2KHZ(fbi->var.pixclock)) * 1000UL, in __set_par()
996 if (var->pixclock < 1000) { in mx3fb_check_var()
1001 var->pixclock = (vtotal * htotal * 6UL) / 100UL; in mx3fb_check_var()
[all …]
/drivers/video/fbdev/core/
Dfbcvt.c40 u32 pixclock; member
174 u32 pixclock; in fb_cvt_pixclock() local
177 pixclock = (cvt->f_refresh * cvt->vtotal * cvt->htotal)/1000; in fb_cvt_pixclock()
179 pixclock = (cvt->htotal * 1000000)/cvt->hperiod; in fb_cvt_pixclock()
181 pixclock /= 250; in fb_cvt_pixclock()
182 pixclock *= 250; in fb_cvt_pixclock()
183 pixclock *= 1000; in fb_cvt_pixclock()
185 return pixclock; in fb_cvt_pixclock()
274 mode->pixclock = KHZ2PICOS(cvt->pixclock/1000); in fb_cvt_convert_to_mode()
367 cvt.pixclock = fb_cvt_pixclock(&cvt); in fb_find_mode_cvt()
[all …]
Dfbmon.c395 mode->pixclock = var->pixclock; in calc_mode_timings()
545 && PICOS2KHZ(mode->pixclock) * 1000 > specs->dclkmax) { in get_std_timing()
569 mode->pixclock = PIXEL_CLOCK; in get_detailed_timing()
570 mode->pixclock /= 1000; in get_detailed_timing()
571 mode->pixclock = KHZ2PICOS(mode->pixclock); in get_detailed_timing()
720 int num_modes, hz, hscan, pixclock; in fb_get_monitor_limits() local
732 pixclock = PICOS2KHZ(modes[i].pixclock) * 1000; in fb_get_monitor_limits()
744 hscan = (pixclock + htotal / 2) / htotal; in fb_get_monitor_limits()
748 if (specs->dclkmax == 0 || specs->dclkmax < pixclock) in fb_get_monitor_limits()
749 specs->dclkmax = pixclock; in fb_get_monitor_limits()
[all …]
Dmodedb.c558 var->pixclock = mode->pixclock; in fb_try_mode()
849 u32 pixclock, hfreq, htotal, vtotal; in fb_var_to_videomode() local
854 mode->pixclock = var->pixclock; in fb_var_to_videomode()
866 if (!var->pixclock) in fb_var_to_videomode()
869 pixclock = PICOS2KHZ(var->pixclock) * 1000; in fb_var_to_videomode()
884 hfreq = pixclock/htotal; in fb_var_to_videomode()
902 var->pixclock = mode->pixclock; in fb_videomode_to_var()
926 mode1->pixclock == mode2->pixclock && in fb_mode_is_equal()
/drivers/gpu/drm/msm/hdmi/
Dhdmi_audio.c30 unsigned long int pixclock; member
61 static const struct hdmi_msm_audio_arcs *get_arcs(unsigned long int pixclock) in get_arcs() argument
67 if (arcs->pixclock == pixclock) in get_arcs()
87 DBG("video: power_on=%d, pixclock=%lu", hdmi->power_on, hdmi->pixclock); in msm_hdmi_audio_update()
89 if (enabled && !(hdmi->power_on && hdmi->pixclock)) { in msm_hdmi_audio_update()
95 arcs = get_arcs(hdmi->pixclock); in msm_hdmi_audio_update()
98 hdmi->pixclock); in msm_hdmi_audio_update()
Dhdmi_phy_8960.c10 unsigned long int pixclock) in hdmi_phy_8960_powerup() argument
12 DBG("pixclock: %lu", pixclock); in hdmi_phy_8960_powerup()
Dhdmi.h51 unsigned long int pixclock; member
146 void (*powerup)(struct hdmi_phy *phy, unsigned long int pixclock);
180 void msm_hdmi_phy_powerup(struct hdmi_phy *phy, unsigned long int pixclock);
Dhdmi_bridge.c40 DBG("pixclock: %lu", hdmi->pixclock); in msm_hdmi_power_on()
41 ret = clk_set_rate(hdmi->pwr_clks[0], hdmi->pixclock); in msm_hdmi_power_on()
162 msm_hdmi_phy_powerup(phy, hdmi->pixclock); in msm_hdmi_bridge_pre_enable()
212 hdmi->pixclock = mode->clock * 1000; in msm_hdmi_bridge_mode_set()
Dhdmi_phy_8x60.c12 unsigned long int pixclock) in hdmi_phy_8x60_powerup() argument
18 if (pixclock == 27000000) { in hdmi_phy_8x60_powerup()
/drivers/video/fbdev/geode/
Dvideo_cs5530.c24 long pixclock; /* ps */ member
77 min = cs5530_pll_table[0].pixclock - info->var.pixclock; in cs5530_set_dclk_frequency()
80 diff = cs5530_pll_table[i].pixclock - info->var.pixclock; in cs5530_set_dclk_frequency()
Dvideo_gx.c24 long pixclock; /* ps */ member
136 min = abs(pll_table[0].pixclock - info->var.pixclock); in gx_set_dclk_frequency()
138 diff = abs(pll_table[i].pixclock - info->var.pixclock); in gx_set_dclk_frequency()
/drivers/phy/rockchip/
Dphy-rockchip-inno-hdmi.c247 unsigned long pixclock; member
251 unsigned long pixclock; member
463 inno->pixclock); in inno_hdmi_phy_power_on()
530 for (; cfg->pixclock != 0; cfg++) in inno_hdmi_phy_get_pre_pll_cfg()
531 if (cfg->pixclock == rate && cfg->tmdsclock == tmdsclock) in inno_hdmi_phy_get_pre_pll_cfg()
534 if (cfg->pixclock == 0) in inno_hdmi_phy_get_pre_pll_cfg()
593 inno->pixclock = vco; in inno_hdmi_phy_rk3228_clk_recalc_rate()
595 dev_dbg(inno->dev, "%s rate %lu\n", __func__, inno->pixclock); in inno_hdmi_phy_rk3228_clk_recalc_rate()
608 for (; cfg->pixclock != 0; cfg++) in inno_hdmi_phy_rk3228_clk_round_rate()
609 if (cfg->pixclock == rate && !cfg->fracdiv) in inno_hdmi_phy_rk3228_clk_round_rate()
[all …]
/drivers/gpu/drm/msm/disp/mdp4/
Dmdp4_dtv_encoder.c16 unsigned long int pixclock; member
98 mdp4_dtv_encoder->pixclock = mode->clock * 1000; in mdp4_dtv_encoder_mode_set()
100 DBG("pixclock=%lu", mdp4_dtv_encoder->pixclock); in mdp4_dtv_encoder_mode_set()
175 unsigned long pc = mdp4_dtv_encoder->pixclock; in mdp4_dtv_encoder_enable()
/drivers/video/fbdev/mbx/
Dmbxfb.c94 .pixclock = 40000,
130 unsigned int pixclock; in mbxfb_get_pixclock() local
133 pixclock = PICOS2KHZ(pixclock_ps); in mbxfb_get_pixclock()
150 err = (clk > pixclock) ? (clk - pixclock) : in mbxfb_get_pixclock()
151 (pixclock - clk); in mbxfb_get_pixclock()
186 var->pixclock = mbxfb_get_pixclock(var->pixclock, &div); in mbxfb_check_var()
282 var->pixclock = mbxfb_get_pixclock(info->var.pixclock, &div); in mbxfb_set_par()

12345